


AD-A100 784


AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOOLS--ETC F/G 9/2
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)
DEC 80 P G RAETH
UNCLASSIFIED AFIT/GCS/EE/80D-12

NL

I = 3
AFIT
04-0-94




DDC



LEVEL II

ADA100784



THIS DOCUMENT IS BEST QUALITY PRACTICABLE.
THE COPY FURNISHED TO DDC CONTAINED A
SIGNIFICANT NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.

DTIC
ELECTED

JUL 1 1981

S

D

DEPARTMENT OF THE AIR FORCE
AIR UNIVERSITY (ATC)
AIR FORCE INSTITUTE OF TECHNOLOGY

DTIC FILE COPY

Wright-Patterson Air Force Base, Ohio

DISTRIBUTION STATEMENT A

Approved for public release;
Distribution Unlimited

81 6 30 039

DISCLAIMER NOTICE

**THIS DOCUMENT IS BEST QUALITY
PRACTICABLE. THE COPY FURNISHED
TO DTIC CONTAINED A SIGNIFICANT
NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.**

AFIT/GCS/EE/80D-12

Accession For	
NTIS	GRA&I
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/ _____	
Availability Codes	
Dist	Avail and/or Special
A	23 CD

A FUNCTIONAL LEVEL PREPROCESSOR FOR
COMPUTER AIDED DIGITAL DESIGN

THESIS

AFIT/GCS/LE/80D-12 PETER G. RAETH
2LT USAF

DTIC
SELECTED
JUL 1 1981
S D

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

A FUNCTIONAL LEVEL PREPROCESSOR FOR
COMPUTER AIDED DIGITAL DESIGN.

THESIS

PRESENTED TO THE FACULTY OF THE SCHOOL OF ENGINEERING
OF THE AIR FORCE INSTITUTE OF TECHNOLOGY
AIR UNIVERSITY
IN PARTIAL FULFILLMENT OF THE
REQUIREMENTS FOR THE DEGREE OF
MASTER OF SCIENCE
IN
COMPUTER ENGINEERING

BY

PETER G. RAETH, ASEET, BSEE

2LT USAF

GRADUATE COMPUTER SCIENCE

DEC 80

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

This work is dedicated to my parents,
two God fearing people who passed the
RAETH heritage on to their children.

Come, let us sing joyfully to the
Lord;
Let us proclaim the Rock of our
salvation.

PSALM 95:1

TABLE OF CONTENTS

DEDICATION.....	iii
LIST OF FIGURES.....	vi
PREFACE.....	1
ABSTRACT.....	3
1. INTRODUCTION.....	5
PROBLEM.....	5
GOAL.....	7
APPROACH.....	8
SCOPE.....	9
FOR FURTHER DISCUSSION.....	10
2. AN OVERVIEW OF THE COMPUTER AIDED DESIGN OF DIGITAL SYSTEMS...	11
DISCUSSION.....	11
TWO GENERAL TYPES OF SIMULATION.....	12
SUMMARY.....	14
3. BUILDING A SYSTEM USING BEHAVIORAL MODELS.....	15
THE GATE LEVEL AND BLACK BOX BEGINNING.....	16
USING THE BLACK BOX.....	16
EXPANDING THE BLACK BOX.....	16
4. SIMULATING BI-DIRECTIONAL LINES.....	17
INTRODUCING BI-DIRECTIONAL LINES.....	17
SALOGS SIMULATION OF BI-DIRECTIONAL LINES.....	18
5. CREATING A CHIPS' BEHAVIORAL MODEL.....	19
COMPLEXITY VS. DETAIL.....	19
SIMPLE TABLE DRIVEN MODELS.....	20
TABLE/EQUATION DRIVEN MODELS.....	23
TRUTH TABLE/LOGICAL EQUATION DRIVEN MODELS.....	23
FUNCTIONAL DESCRIPTION MODELS.....	25
MODELING FOR TRUE CIRCUIT OPERATION VS. SIMULATION RESULTS..	25
CONCLUSIONS.....	26
6. A FUNCTIONAL LEVEL MODELING LIBRARY.....	27
THE 4-16 DECODER.....	27
THE 2K X 8 ROM.....	29
THE 256 X 8 RAM.....	31
7. A REVIEW OF INDIVIDUAL FUNCTIONAL MODELING LANGUAGES.....	33
ISP.....	34
AHPL.....	35
PMS.....	35
FST.....	36
LALSD.....	36
SDL.....	37
IN SUMMARY.....	37

8.	CHOOSING A MODELING LANGUAGE.....	38
	SISL DETAILS.....	40
	SISL SYNTAX.....	41
	USER INTERFACE.....	42
	TRANSLATION TECHNIQUE.....	43
9.	PROJECT SUMMARY AND CONCLUSIONS.....	44
	BIBLIOGRAPHY.....	46
	APPENDIXES.....	51
	A. SISL USERS GUIDE.....	51
	B. SISL SYNTAX DIAGRAMS.....	64
	C. SISL LISTING, FLOWCHARTS.....	74
	D. SALOGS USERS GUIDE.....	134
	E. DECODER SOFTWARE.....	158
	F. RAM DATA.....	162
	G. ROM DATA.....	173
	H. RUNNING SALOGS/SISL.....	184
	GLOSSARY.....	186
	VITA.....	189
	DDFORM 1473.....	190

LIST OF FIGURES

A TYPICAL CAD RUN.....	6
SALOGS RUN TIME SYSTEM.....	55
SISL RUN TIME SYSTEM.....	56
AN EXAMPLE OF A DIGITAL SYSTEM.....	58
AN EXAMPLE OF SISL.OUT.....	62
SISL SYNTAX DIAGRAMS.....	64
SISL FLOW CHARTS.....	74
ORIGINAL BLOCK DIAGRAM OF THE 256 X 8 RAM.....	163
IMPLEMENTED BLOCK DIAGRAM OF THE 256 X 8 RAM.....	164
OPERATIONAL FLOW CHART OF THE 256 X 8 RAM.....	165
ORIGINAL BLOCK DIAGRAM OF THE 2K X 8 ROM.....	174
IMPLEMENTED BLOCK DIAGRAM OF THE 2K X 8 ROM.....	175
OPERATIONAL FLOWCHART OF THE 2K X 8 ROM.....	176

PREFACE

There is no such thing as a one man show in the engineering profession. Vertly, many people have given me their willing and able support during this project. Principle among these has been my thesis committee. Dr. Gary Lamont as chairman provided much guidance as this my most ambitious project began. Being a software oriented person by trade and hobby, I had never gotten much involved with hardware at the chip level. Dr. John Borky as a committee member provided me with several important insights into the performance of various chips of the MOS variety. Dr. Walter Seward, the other committee member, helped me to get started on the DEC System 10, the primary tool of this investigation. All three proved quite patient with my naive beginnings and later with my attempts at writing.

Money and resources must come from somewhere and these were eagerly provided by the two sponsors. Mr. John M. Acken; Sandia National Labs; Dept 2113; Albuquerque, NM, 87185 gave me much of his time and a gate level digital systems simulator which he maintains. He also welcomed me to his home and office during my TDY to Sandia Labs. His suggestions as to what needed to be accomplished provided the initial framework for the project.

Capt. John B. Rawlings; AFWAL/AAD/E-3; WPAFB, OH, 45433 was the other sponsor. He and his colleagues: Mr. Mike Mills, Lt Eric Smith, Mr. Rick Stormont, Lt. Joe Tatman, and Lt. Mike Tebo gave constant feedback on the real world requirements of Computer-Aided-Design. They were always ready

with their time and fellowship. Capt. Rawlings' initiatives at AFIT opened the door for this investigation. His division, headed by LTC. Gary Pritchard, saw to the availability of the DEC System 10 and a well equiped office.

The library services of AFIT were superb. Mrs Molly Bustard always assisted as her shelves were gradually emptied. She helped in finding books and in long term withdrawals. Mr. Stan Boyd gave his excellent aid to the filling of requests for quite a number of backdated journal articles. What our library did not have, he searched the world for.

During their inception, many projects benefit from the counseling of people who have a good feel for what will be acceptable and what will not. In this regard my thanks go out to Dr. Tom Hartrum, Dr. Kenneth Melendez, and Dr. Jim Rutledge.

Not to go unmentioned are two very fine technicians in AFIT's labs. Mr. Dick Wager and Mr. Dan Zambon saw to it that books and equipment held by their department were made available. They also gave informative discussions on the acutal use of MOS chips.

Also there is Mr. Mike Culp, a high school student who studied computer programming under my tutelage. He produced several of the descriptive drawings that were needed.

Finally, but certainly not in the least is my dear friend and colleague Capt. Nadine Levine. Her intution helped me to solve the several problems which bedevil thesis students. Her never ending encouragement made doing this thesis much easier.

To all of these people I owe my sincere gratitude.

Peter D Barth
X

ABSTRACT

While good gate level and register transfer level digital simulators exist, one can not easily integrate the two due to their inherent limitations. A given simulation can not be described partially in gate level and partially in a higher level. A solution is to create a functional level preprocessor and a library of functional device models linked to a gate level simulator's input language. This permits the mixing of behavioral models with gate level models in the same system structure. The combination of processes (element models or primitives) and their structure (interconnections) can be exercised all at one time during a single simulation session. From the start, there came forth an obvious method which could be used to intermix the several levels of modeling (*).

Two separate pieces of software were written to implement a specific solution to the above stated situation. SISL, Structural Interface to the Salogs Language was created. This is a functional level preprocessor to SALOGS (Sandia LOGic Simulator) which is an eight-state, MOS, gate level digital systems simulator. SISL will accept functional level systems descriptions and convert them to a form acceptable to SALOGS.

The other effort was the building of a functional level modeling library. This library consists of three behavior models: a 4-16 decoder, a 2048 X 8 ROM, and a 256 X 8 RAM. These models are designed to be used in a functional level/gate level model of a digital system and will link to the SALOGS run time system. Together, these two programs (SISL and the modeling library) provide the easy use of the top-down approach to digital system design. Thus, the project's culmination.

(*) See Chapters 3 and 7 for more on the hierarchy of digital systems modeling.

The result of this investigation was the new ability to easily mix functional and gate level models during the same simulation run. A user may decide which better fit functional and gate level priorities. This is necessary because the USAF is constantly increasing its use of very large scale integrated circuits (VLSI). It is uneconomical to simulate systems which use these circuits at the gate or register transfer levels due to the computer and human resources required.

Gate level simulation along with register transfer level descriptions has been the bread and butter of computer aided logic design [H2,86]. Until the present time, eight-state, gate level simulation of digital devices has sufficed for the development of most logic circuits. The eight states are: low level, undefined, high impedance, high level, negative slope, transient undefined, transition to high impedance, and positive slope [A1,12].

In the past, many simulator packages have been restricted to gate level models because the state of the art would not support more general types of modeling [S9,25]. This restriction has caused many problems as the state of the art in digital device construction has improved.

PROBLEM

One of the major problems of digital simulation is that large systems are prohibitively difficult to describe and simulate at the gate or register transfer levels. The desire, therefore, was to create a new level of simulation called the functional level [H2,86].

At this level the designer can specify subsystems such as ROM, RAM, busses, shift registers; in short, logical devices of arbitrary complexity. Functional level modeling, as addressed by this investigation, is meant occurs during the "...circuit description language..." phase of the typical CAD (Computer Aided Design) run.




FIG CII-1

A TYPICAL CAD RUN (C8,292)

The modeling and simulation of a digital system follows a pattern which enhances the use of machine assistance. Material developed via simulation can be used in the actual implementation as well. Fig CHI-1 [C8,292] depicts the simulation process. The intent is to affect only the indicated phase and to let the rest of the simulation to proceed as if no modifications had taken place. At this phase functional/gate level models are described, not just gate level models as in the past. SISL does its work at this node and SALOGS picks up the process at the "...gate level simulation..." node.

GOAL

It should be possible to allow computer designers to focus on certain portions of a digital system's logic while ignoring details of other portions. Designers should be able to "black box" certain portions of a big system. At times it will not be known what the future contents of a module will be, only that it will have to exist in the system. The results of this study should allow the designer to choose which blocks to describe at the gate level and which to describe at the functional level. A person would thus be encouraged to follow a top-down design methodology. A preprocessor to the gate level simulator should handle the connections between the two levels of descriptions.

It is possible to develop software which can give a great deal of help to the designer during any attempts at higher level models and simulations.

APPROACH

The above goal was met by designing a library of functional level subroutines. A functional level preprocessor was also developed. The preprocessor accepts digital descriptor input and converts it to a form which logically links the subroutine library to the input language of a commonly used gate level digital simulator. Such a common industrial simulator is found in SALOGS, an eight-state computer-aided-design (CAD) system developed at SANDIA LABS [C2,1] [Appendix D].

Salogs allows the user to describe models composed of MOS gate level primitives (AND, OR, etc.) and to perform simulations using those models. It will also do fault analysis. Another feature is a capability to accept subroutines which are callable as modeling primitives.

This approach to the realization of the goal must necessarily be clearly defined as to what may be expected of it.

SCOPE

The preprocessor mentioned above does not convert functional descriptions into gate descriptions. It does, however, create the logical linkages to the SALOGS input language so that pin connections, device names, and other parameters required by SALOGS are made consistent with the users' gate level portion of the overall system being modeled. The preprocessor delivers two outputs based on the functional level description it receives: functional identifiers required by SALOGS and a model specifying the overall functional system. From these outputs, the preprocessor creates a file of functional descriptors which can be appended to the gate level portion of the users' description.

The user must identify his interconnections to the preprocessor's circuit. Since SALOGS allows the linking of subroutines to its own code, no modifications have to be made to SALOGS itself. The software is run in batch mode due to the extended amount of wall time and core required by the SALOGS software (*). To ensure portability, the project was done in ANSI 66 standard FORTRAN IV, the same as SALOGS itself.

The library of functional models is written to deliver useful information to the designer. These models (which account for all eight states), under specific inputs will indicate that an unspecified input has occurred rather than behave as the real circuit would.

There are some other ideas and features which should be presented. These have to do with the development of the software and techniques of functional level modeling.

(*) Wall time varies according to how many jobs are currently being handled by the computer system. Core is constant at around 200K for each program in the SALOGS/SISL series.

FOR FURTHER DISCUSSION

The body of this thesis is concerned with three ideas: digital modeling in general, the methods of functional modeling, and the internal workings of the SISL preprocessor.

Chapter 2 gives an introduction to some of the basic ideas used by those who actively engage in the simulation of digital systems.

Some approaches to the subject are generally accepted in the simulation community as standard and this chapter reviews these.

Chapters 3 and 4 discuss the top-down method of digital system design and its specific application to this project.

Chapters 5 and 6 present some general methods of creating behavioral models of digital devices. These were developed for use in this investigation and are applied to the modeling library.

In Chapters 7 and 8 one will find an overview of digital system representation levels and a few of the languages used to work at one or more of those levels. SISL is an application of the ideas found in these other digital system description languages.

The thesis closes with the summary and conclusions found in Chapter 9.

These presentations are supported by an Appendix and Glossary. In the Appendix will be found users' guides to the various software, listings of the SISL and modeling programs, sample runs, and flowcharts. The Glossary defines the specific terms used and will clear up any confusion as to their meaning.

This chapter reviews some of the basic approaches to digital systems simulation. It begins with a definition of what computer aided design should accomplish and goes on to the general ways in which one may employ simulation techniques for digital systems. A summary provides information on the current uses of simulation.

DISCUSSION

Because of the complexity and economics of today's digital systems, a design tool is needed that will allow the error free analysis and testing of circuit implementations (*). This tool should not require the physical realization of the circuit. Such a tool has been found in the form of a computer running a piece of software which will exercise a digital system that has been described in the input to that software. Programs of that nature performing computer-aided-design (CAD) permits the digital designer to submit his circuit ideas to strict and nearly complete simulation and analysis without having to physically construct the hardware.

Many such simulation tools exist today [B2,1] [C2,1] [V1,1] [V3,1]. (See the Bibliography for papers on specific languages.) They provide an entrance to the solution of modeling problems. Most of the larger companies in the computer industry are involved in CAD research. Among these is IBM [B1,20].

(*) Unless otherwise noted, the references for this chapter are found in the works by Acken and Case listed in the bibliography.

The simulation of a digital system is the description of the system model in an appropriate computer language along with the computer's experimentation with that model. Through the use of CAD software, a circuit description and operating parameters are taken as input, with experimental and statistical results of the circuit simulation as output.

TWO GENERAL TYPES OF SIMULATION

There are two general types of logic simulation: True-Value Analysis and Fault Simulation. A designer using True-Value Analysis is judging the circuit's ability to perform according to the original specification of the design criteria. Fault Simulation is employed to observe system operation under various forms of circuit flaws.

(TRUE-VALUE ANALYSIS) In its most fundamental form, True-Value Analysis is the acceptance of the logical description of a circuit, the application of logical values (1's or 0's) to the circuit's inputs, and delivering as output the Boolean result of the combination of circuit and inputs. An extension of simple Boolean modeling in terms of the binary values 1,0 is to add a state to the simulation called a DON'T KNOW or UNDEFINED (or *). This unknown logic state is distinct from a DON'T CARE whose logic level can be either 1 or 0 with no affect on the operation of the circuit.

Given smaller and smaller time steps, the time it takes a voltage to rise to the 1 level or fall to the 0 level becomes important. As digital circuits become faster and faster, the timing issue becomes more important. Thus, more advanced simulators use three extra states:
D, negative slope; U, positive slope; and X, transition undefined.

Six-state simulation allows the computer modeling of very fast digital systems without worrying about the particular technology to be used in the actual system construction. Some simulators (SALOGS for one) do incorporate MOS technology in their software. These simulators employ two additional states result in an eight-state simulation. Those two states: H, high impedance; and A, transition to high impedance are used to simulate a device being effectively off-line.

Digital simulators which model various other technologies usually have the ability to be set for four- or eight-state mode. In four-state mode, the model operates using, high, low, undefined, and high impedance. Eight-state mode simulates using the added states of negative slope, positive slope, transition undefined, and transition to high impedance (See Appendix D).

(FAULT SIMULATION) Fault simulation is performed to derive a set of input signals which can then be used as stimuli to test the functioning of a logic network. These signals form a test pattern which can be automatically generated by the simulation software. When these signals are placed on a circuits' input, they allow the detection of certain defects [T3,38]. Usually, single "stuck-at" fault modeling is used due to the difficulties of multi-fault modeling. In this method, only one defect is assumed and it is a particular signal being "stuck at" or a "never changing" value. Either one of the module's outputs is stuck or one of its inputs is stuck. There are four ways to simulate a fault: fail-all simulation, which will fail all outputs one at a time; parallel fault simulation, which simulates several faults at once; deductive fault simulation, which lists faults which cause a change in the output of a given module compared to the unfaulted circuit; and concurrent faulting, which only simulates the parts of the faulted circuit whose inputs, outputs, or states do not agree with the unfaulted circuit.

SUMMARY

Since it has become so expensive to build and test unproven hardware, computer simulation of digital circuits is being employed more often by the military and industry. Since design correctness can be verified without actual hardware realization, the cost of design and implementation is cheaper than it would be if computer simulation were not used. Simulators make it possible, without risk to a physical circuit, to study and experiment with a system or subsystem. (There is, however, a certain financial risk associated with committing a facilities' resources to the simulation task [S9,23].) Simulators make fine pedagogical devices for teaching both students and practitioners the variations of the design and analysis of digital systems. Perhaps one of the most important benefits from an engineering point of view is that they allow systems to be exercised under expanded, compressed, or normal timing. Overall, they permit the designer to judge his designs conceptually without actually having to build them.

Work on such design aids has been pursued by Sandia Laboratories (Albuquerque NM), the Avionics Laboratory of the Wright Aeronautical Labs and Air Force Institute of Technology (Dayton, OH), to name a few. As more and more standard models of low level devices are created, digital modeling at higher and higher levels becomes possible, thus overcoming the bottleneck of man-years and computer resources required to create simulations of large scale digital systems.

CH 3. THE BUILDING OF A SYSTEM USING FUNCTIONAL MODELS

A digital system is not simply created in its final form. It is not usually possible to design a working product on the first attempt. Several systems are developed in the course of a development effort. These range from the interconnection of a few high level subsystem blocks to the detail of a gate level or lower model. This chapter introduces the reader to the process of going from the higher, undetailed modeling level to the lower, detailed level.

THE GATE LEVEL AND BLACK BOX BEGINNING

The desire to intermix gate and functional models derives from the hierarchy of a top-down approach to digital systems simulation. In this method, one begins with an undetailed viewpoint of the desired system. This viewpoint is in terms of a few general blocks. As the modeling effort goes on, these blocks are broken down into more detailed sub-blocks. Finally, each sub-block is defined by progressively more complex units until the desired level of detail is achieved.

Thus, the black box is a part of a model which, as yet, does not perform as it ultimately will. It can be connected to more detailed portions such as a block described in gate level detail. There is a certain technique to using this mix when simulating with SALOGS.

USING THE BLACK BOX

SALOGS has the capability to "SET" the value of any of its nodes. (For more discussion on SALOGS see the SALOGS USERS GUIDE in the Appendix.) Such nodes will retain their set value regardless of system operation. Therefore, the designer can allow the black box to either deliver some default output for any input or deliver a SALOGS set output. The model may then be studied under various conditions which may be eventually produced by the future contents of the box. The default outputs can be used to flag the fact that the box would have had some effect on the systems' operation.

EXPANDING THE BLACK BOX

Gradually, decisions will be made as to the required output of the box given certain inputs. Now the functional model may be expanded to produce that output when the stated inputs occur. A default to some flagging output (such as undefined) can be arranged for non-specified inputs.

As more data is gathered and greater detail is developed, the black box becomes a true functional model performing very nearly as its gate level counterpart would. It has the advantage of using less core and time to run and it ignores some of the unwanted or unneeded detail attendant to gate level models. It can be expanded to any desired level of detail depending on resources and the needs of a given simulation.

CH 4. SIMULATING BI-DIRECTIONAL LINES

SALOGS, the gate level modeling software, has some particular requirements when bi-directional lines are called for. This chapter introduces the backgrounds of such lines and continues with the details of their simulation in SALOGS.

INTRODUCING BI-DIRECTIONAL LINES

As chip manufacturers have heaped complexity upon complexity, the number of pins necessary for I/O has increased. Forty pins has generally become the acceptable maximum standard but some chips would require more than that. Because of this, certain pins have been designed to carry data in both directions. These pins thus make it possible to have fewer connections to a chip while keeping the original number of options.

The issue of bi-directional lines should be addressed. If a design aid is to maintain its capability to deal with state of the art systems, it must accomodate the devices which make up those systems.

SALOGS SIMULATION OF BI-DIRECTIONAL LINES

SALOGS itself will not allow the direct use of bi-directional lines. Nodes are either input or output but not both.

Without modification to the SALOGS package, it is not possible to truly simulate bi-directional lines. However, by using a buss model and splitting each two-way line into one input and one output line, one can still model devices with such lines. Along with this, one can incorporate timing and clocking and delay parameters in the buss. (The behavioral models themselves do not contain these parameters.) Such a splitting out of bi-directional lines has not proven to be a drawback to the modeling effort of this investigation. The RAM and ROM models to be discussed later use line splitting.

The buss model also solves a problem caused by the way SALOGS updates nodes. Nodes are updated sequentially, one at a time each time step. When bi-directional lines are used the wrong item could be updated first. Let us say, for instance, that the CPU is talking to the RAM. If the RAM is updated first then the CPUs' input is not properly considered. The buss is last to be updated so that the RAM and CPU get correctly updated in the next time step. SALOGS is caused to update the buss last when the user lists the buss last in a system description.

The buss model could be expanded to also handle buss contention. While SALOGS can easily handle the fanout of output lines, it can not describe the fanin of input lines. Only one output node can talk to any given input node at any one time. If input to a given node can come from more than one output node, some buss control must take place.

A SALOGS bi-directional buss can be written as a behavioral model to handle several simulation requirements. The most important of these are two-way lines. These are followed by timing, clocking, and delay parameters. One final item is the description of a buss contention controller.

CH 5. CREATING A CHIPS' BEHAVIORAL MODEL

Several issues must be considered when writing software which describes a behavioral model. It is not a straightforward task to construct such a program. Presented in this chapter are the methods used and the considerations taken in creating the behavioral modeling library.

COMPLEXITY VS. DETAIL

Many are the ways to create a behavioral model. Each method has its own advantages and drawbacks.

Let D= detail of simulation
C= device complexity
K= a constant representing computer and human resources

Then $D * C = K$ would be an excellent conceptual formula for describing the various limitations to face when modeling a digital system (*).

The overall goal of modeling is to simulate in great detail very complex devices while minimizing core and human involvement.

These ideas are very much at odds with each other. As the complexity of the device increases, the limitations of computer and human resources prevent the simulation of a great amount of detail. Conversely, if a large amount of detail is required the same problem will not allow the modeling of complex devices. As the available human and computer resources increases or decreases so can detail and complexity to a proportional degree.

The following sections review several methods of creating behavioral models. These were developed in the course of the attempts made to create an economical yet detailed behavioral modeling library. There will be an *ad hoc* tradeoff evident in that, while a particular method may be easy to implement, it may not always yield an economical or otherwise usable model.

(*) This formulation was originally suggested by the sponsor, Rawlings.

SIMPLE TABLE DRIVEN MODELS

The fastest way to derive an output from an input is to map the input to a location in a table which contains the corresponding output. It is helpful to assign a number to each of the eight states that any given node may attain:

SALOGS Assignment	FORTRAN Assignment	State
0	1	0 False
1	2	* Undefined
2	3	H High Impedance
3	4	T True
4	5	D Downward Slope
5	6	X Transient Undefined
6	7	A Transition to High Impedance
7	8	U Upward Slope

When SALOGS fixes a node value it uses these assignments.

These must be converted to the FORTRAN assignments for array table access. As an illustration, consider a box which has two inputs and two outputs. The inputs can be modeled using a two dimensional table which is 8 X 8. The output lines are modeled the same way only with an 8**2 X 2 table. There are 8**2 output possibilities due to the 8 X 8 possible input arrangements. The following is an example of how the array tables are used to model the box. Let input-line-1 be in state A and input-line-2 be in state U. This will cause a certain resulting output. SALOGS will represent the input event as 6,7. The input table will be accessed using (6+1,7+1). Contained in that location is the row of the output table which holds

the required output line values. Each column of the output array holds a state for a designated output line. In general terms, an $8 \times 8 \times \dots \times 8$ input table maps to an $8^{**}N \times K$ output table where:

N= # input lines
K= # output lines

If $K=1$, then the value found in the input table is the state of the output line. States assigned to output lines are SALOGS assignments.

In this case, due to the stated behavior of the box, there may not be $8^{**}2$ unique output arrangements. If that proves true, the output table may be shrunk accordingly to an $M \times 2$ array; where M is the number of unique outputs. M's maximum value is $8^{**}2$. The input table remains the same size, but any given location could hold the same value as another.

In general, there is a maximum of $8^{**}Z$ unique outputs; where Z is the number of output lines. Also, it may not matter which is input-line-1 and which is input-line-2. In other words, (input-line-1 +1, input-line-2 +1) may always yield the same value as (input-line-2 +1, input-line-1 +1).

In that case only the upper or lower triangle of the input matrix would be needed. In FORTRAN, though, it is not possible to dimension a triangular array. If carefully documented, the unused portion of the input table could be applied to some other activity, thereby achieving a savings in core.

Once the output array has been accessed, one needs to find there the values which correctly define the devices behavior.

(DERIVING THE OUTPUTS) The next question involves exactly what outputs are required from all the possible input combinations. For an original circuit, a knowledge of the chips' technology and configuration would be the key. For pre-manufactured circuits, there is available an industrially proven and tested gate level modeling package, SALOGS. Its primitives (AND, OR, NOR, etc.) are fully defined MOS models. They will deliver a correct output given any combination of the states as input. With this package one could model a device at the gate level, apply all possible input combinations, and thus receive a corresponding list of outputs. This list can then be used to load the output table. The gate model need be run only once. Its results can be held in off-line storage until the data is needed to load the I/O arrays.

A problem with the above technique is that a gate level model taken from a data book is only a logical model, not an operational one. Also, it would be extremely difficult to model, say, a 64K RAM at the gate level. So there are limitations to just how far one can go with this method. Too, as the chip becomes more complex, a lot of core is required to represent the I/O tables. (A five input OR gate requires 8**5 array locations.) On the other hand, not much time is used in the simple array mapping process. These problems can be, in part, overcome by the following technique.

TABLE/EQUATION DRIVEN MODELS

If a certain state on any input line always causes the same output arrangement, the I/O tables can be collapsed accordingly. Equations, both arithmetic and logical, would be then required to recognize the states which cause fixed outputs. Other arguments would be needed to map the other input combinations to the reduced tables. For example; consider the five input OR gate which used $8^{**}5$ array locations. Employing a combination of equations and tables this can be reduced to $7^{**}5$. A true on any input line causes a true output in an OR gate. Similar thoughts affect the multiple input AND gate. Any input being false will cause a false output.

Depending on how many states cause constant outputs, this method may use less core than the previous one. However, the designer must deal with the state recognition and mapping equations. These logical/arithmetic computations may consume more time and core than the simple direct mapping arguments. Experience has shown, however, that this method presents important advantages over the simple table driven models. It is possible to carry the use of equations even further as the next method will demonstrate.

TRUTH TABLE/LOGICAL EQUATION DRIVEN MODELS

Devices of lesser complexity than, say, a CPU are described in the data books by a truth table. Since logical AND and OR functions are a part of the ANSI standard FORTRAN, it is possible to write logical expressions to represent output vs. input. These equations take the form $ABC+(-A)BC=0$ and so on; where the left hand side is input and the right output. Each input value is stored in its binary form (3=011 for instance.) A logical manipulation of the bits representing the input values can give the output values.

By using logical equations, output values can be derived from input values such that the output values are those indicated by the devices' specification sheet. These logical arguments can also be implemented using AND/OR eight-state mapping tables. For instance: the 4-16 decoder to be described later has 16 equations each of which access tables representing a four input OR gate and a one input inverter.

Extensions to the aforementioned equations will have to be created if the specification sheet only specifies certain input events. Some data sheets do not specify the results of all eight states on input, only the results of true and false. Others specify rising and falling slopes. It is still necessary for the designer to account for all eight states when creating a behavioral model since SALOGS could place these states on the input lines. Some designers simply make the outputs all undefined if any but the truth table values appear on the input. This is acceptable as long as the overall modeling goal is reached. The desire here is usually to perform logic verification. The valid inputs (in the sense of the allowed input space) could be expanded to cover any of the eight SALOGS states.

The tradeoff in core and time must be carefully considered here. A large program can take up as much core as a sizable array and run much slower than a simple table driven model. Care should be taken to simplify as far as possible not only the code but the logical equations as well. The tables which represent the eight state OR and AND gates can be considered as free because they are accessible by more than one model.

The last method is used to model complicated VLSI circuits.

FUNCTIONAL DESCRIPTION MODELS

For the most complex of devices, the data books provide a functional description of the chips' operation. A FORTRAN program can then be written to describe this functional behavior. Certain results will be guaranteed by the manufacturer. These will predict the output only for certain constrained inputs. Other input events must be accounted for by the model designer. That person must decide what should happen when events outside the manufacturers' specification occur.

MODELING FOR TRUE CIRCUIT OPERATION VS. SIMULATION RESULTS

Primarily, the designer is interested in knowing whether an unspecified event has occurred. This is opposed to being concerned with what the chip will actually do under that stimuli. The preferred simulation result, in general, is an undefined output given unspecified inputs.

What a chip will do outside the valid event space depends on several factors. Among these are: chip technology (MOS, TTL, etc.), configuration, and a statistical model which represents which batch the individual chip came from. By and large, designers desire a model that works the same way all the time.

A device's configuration is usually proprietary information. Therefore, it is not always possible to know how the chip is put together and thus gain an idea of what will happen given all inputs. The manufacturer only guarantees and specifies the results given certain inputs. On top of this, designers do not always want what could be a recognizable output to result from an input which should not occur. They prefer some flagging output to mark the unexpected event. This is valid when simulating for logic verification and proper system performance.

CONCLUSIONS

There are several ways to model a chip. This discussion has covered simple table driven models, table/equation driven models, truth table/logical equation models, and functional operation models. A technique should be chosen based on what information is available on the device, resource limitations, and the detail required.

These methods were used in this investigation to derive behavioral models for three digital subsystems. A combination of methods was found to be helpful in realizing additional savings in the amount of computer resources required to implement a particular device's model.

To fulfill the idea of functional level modeling advanced by this thesis, a library of FORTRAN models was created. A 4-16 decoder, 2048 X 8 ROM, and a 256 X 8 RAM were modeled and made to interface to SALOGS. They are supported by eight state models of an inverter and a four input OR gate. These were chosen because of the immediate needs of the sponsors. These needs reflect current projects which they have undertaken. A balance was struck between core and time usage. Each model reflects trade-offs in detail, complexity, and resources as well as in the accounting for the results of input events not mentioned in the data books. All of the models were tested by writing SALOGS routines which would exercise them through the several functional operations specified by the manufacturer. The tests were then compared with the expected results. In all cases, the simulations were found to perform as described in the data books.

The remainder of this chapter will be concerned with the three models, including their construction, operation, and use. Reference will be made to their block diagrams, flowcharts, and listings.

THE 4-16 DECODER

The 4-16 decoder is discussed first because it took by far the longest time to model. Techniques had to be developed to create various kinds of models and an understanding of the realities of chip use had to be reached.

A 4-16 decoder basically performs this function: The binary value on the four input lines is read and evaluated. Depending on that binary value, one of the sixteen output lines is set low; the rest are set high. For instance, 0001 on the input would cause output line 1 to go low and lines 0 and 2-15 to go high.

As a first step in modeling this device, a large photograph was taken of its gate level diagram found in the data book [N1,1-56]. Names were then written on each node. A SALOGS gate level model was next constructed to exactly represent the photograph. This model was then tested for results, outputs vs. inputs, to derive the eight state results of all the possible input combinations.

At first a simple table driven model was attempted. Required for this was an input array 8 X 8 X 8 X 8 and an output array 8**4 X 16. It was subsequently decided that this was a bit too much core even though the simulation would execute very fast. So a truth table/logic equation driven model was tried next.

To support this a table/equation driven model of a four input OR gate was created along with a simple table driven model of an inverter. The truth table of the decoder [N1,1-58] was then implemented by a series of 16 OR gates. These gates perform as would the gate level SALOGS four input OR gate. (SALOGS models a four input OR gate using three, two input OR gates.) The equation for each decoder output line is:
 $D+C+B+A$; $D+C+B+(-A)$; $D+C+(-B)+A$; ... ; $(-D)+(-C)+(-B)+(-A)$.
Each decoder output line is driven by its own OR gate.

The following SALOGS code will allow the user to access the decoder:

```
$MODELS
ORDECOD 0 16 4 20 8 0
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15      *
A0 B0 C0 D0
END ORDECOD
$END MODELS
INPUT A0 B0 C0 D0
OUTPUT 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
ORDECOD 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 *
A0 B0 C0 D0
END
```

If using the SISL preprocessor, the user would specify:

```
ORDECODE 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 ; A0 B0 C0 D0
```

and leave off the SALOGS \$MODELS portion.

Appendix E shows the listing of the decoder modeling software.

Refer to the Appendix and the SISL USERS GUIDE for more on specifying models to the preprocessor.

THE 2K X 8 ROM

A ROM "Read Only Memory" is a device which has a series of binary words pre-loaded into its memory. On demand, it will place the addressed word on its output lines.

Hardest to simulate were the unspecified input events. A functional operation specification [12,6-34] provided the basis for the final creation. Sandia Lab. made decisions based on their viewing of proprietary information as to how the device should react if unexpected inputs occurred. Appendix G shows the original block diagram of the ROM, the implemented block diagram, and the operational flowchart of the model. Appendix G also shows the listing of the software.

To access the model use the following SALOGS code:

```
$MODELS
ROM8 0 9 18 27 10 0
READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
END ROM8
$END MODELS
INPUT CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
OUTPUT READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
ROM8 *
READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
END
```

If SISL is to be used specify:

```
ROM8 READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 ; *
CLK CE CEINV ALE RDINV IOMINV IORINV ADDR10 ADDR9 ADDR8 ADDR7 *
ADDR6 ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0
```

and leave off the SALOGS \$MODELS portion.

The ROM model is a FORTRAN subroutine mirroring the functional specifications found in the data book. It takes into account proprietary information which indicates that the device should react to input not mentioned in its specification sheets.

THE 256 X 8 RAM

The 256 X 8 RAM was relatively easy to create. A RAM "Random Access Memory" is very much like a ROM except that it can write as well as read. Its information may indeed be pre-loaded but that information is subject to change while the system is running. Unless a new loading process takes place, the RAM will loose its stored data while the ROM will not. [II,45]

Appendix F shows the original version of the RAM, the implemented version, and its operational flowchart.

Appendix F also gives the listing of the RAM model. This model is based on that of the ROM with the added writing feature.

To access the RAM use the following SALOGS code:

```
$MODEL  
RAM8 0 S 14 22 9 0  
RESET WRINV CEINV ALE RDINV IOMINV DATA1 DATA0 *  
DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *  
ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *  
ADDR2 ADDR1 ADDR0  
END RAM8  
$END MODELS  
INPUT RESET WRINV CEINV ALE RDINV IOMINV *  
        ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *  
        ADDR2 ADDR1 ADDR0  
OUTPUT DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0  
RAM8 *  
        DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *  
        RESET WRINV CEINV ALE RDINV IOMINV *  
        ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *  
        ADDR2 ADDR1 ADDR0  
END
```

If SISL processing is to be done use:

```
RAM8 DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 ; *  
    RESET WRINV CEINV ALE RDINV IOMINV ADDR7 ADDR6 ADDR5 ADDR4 *  
    ADDR3 ADDR2 ADDR1 ADDR0
```

and leave off the SALOGS \$MODELS portion.

This model also uses the functional specification modeling technique. For further detail on SALOGS and its use of models, refer to the Appendix and the SALOGS USERS GUIDE. See Appendix H for a listing of the commands needed to bring the various SISL and SALOGS software on line. The package is supported to run on the DEC SYSTEM 10 using the TOPS-10/603A96.04 operating system.

Before describing the SMDCS pre-processor, SISL, it would be instructive to review some of the languages which have already been created for CAD. A study of languages was undertaken to help decide on the detail required, how a language structure should be defined, and to discover a standard upon which a user interface could be based. The convenience of the user is very important as is the following of commonly accepted standards of circuit modeling. The chosen language must be expandable so that it can remain current with modern technology.

There are many levels at which one may represent a digital system. Vertically, the following levels in order of detail may be chosen:

- electron or physics level
- discrete device
- circuit
- gate
- chip
- functional

SISL models the structure of systems at the functional level and SALOGS simulates systems at the gate level. Together, they let the designer model at the gate, chip, and functional levels all at the same time. Horizontally, one may split the system into many or few modules or subsystems. The behavior of the total system may be studied in more or less detail by observing the simulation states which appear on the lines interconnecting the subsystems.

Many languages have been created by others working in the field. These permit the description of exercising of digital hardware at one or more of the horizontal and/or vertical levels.

ISP (Instruction Set Processor) [S3,39]

ISP was developed to describe a computers' programming and register transfer levels. Thus, it can be used to study the behavior of a digital processor. It describes computers by using various fixed formats. Permitted are declarations and actions affecting memory, processor state, primary memory, console state, I/O state, data types, data operations, and instruction formats. Overall, it allows one to model computers at a very high level but does not describe the inner workings of the hardware beyond register transfer operations.

AHPL (A Hardware Programming Language) [36, 28]

AHPL uses the notational conventions of APL (A Programming Language) [11, 1] to describe digital hardware. Its utility comes from the partitioning of a system into a control section and a data register/logic section. The control circuit causes register transfers to take place in the data section by putting signals on its control lines. Branching information from the data section influences the sequence of the control signals.

This is a very low level, register transfer language. It does not precisely describe the structure of a digital system but simulates its output based on input. Its simulation is based on the moving of data from place to place and may be said to work at the information level.

PMS (Processors, Memory, and Switches) [S4, 42]

PMS will allow the description of computer systems in terms of the physical interconnection of a small number of elementary components. One of its main aims is to create a standard whereby designers may discuss their simulations. It can be used to focus on certain structures or register transfer and switching circuits.

The basic component types are memory, links, controls, switches, transducers, data operations, and processors. These seven components can be connected to create a eighth type called a stored program computer.

Many of the basic component types here are required in the description of digital systems in general. It would be possible to describe the behavior of a specific chip using this language. A problem is that a simulation project would be made much easier if specific elements were available which described the behavior of given devices which can be purchased off the shelf.

FST (Functional Simulator and Translator) [S7,46]

FST gives a designer the ability to specify logical sequences of operations without having to explicitly specify the control logic. Models are described in sequential and concurrent blocks. Any control logic is implicit in the description of a block and is produced by FST itself.

This language presents ideas which are very near to what is desired in the new language. It handles structure and operations separately and can be used at a variety of modeling levels. (A block could be an AND gate or a CPU for instance.)

LALSD (Language for Automated Logic and System Design) [S7,47]

LALSD uses a multi-level modeling approach which allows simulation at any level of detail. Designs are seen to have two parts: structure and control. It is very much like AHPL in that the control section, describing system behavior, sends signals to the structure part to initiate operations.

This language also allows the partitioning of a system into sub-blocks which can be easily integrated. It has facilities for linking subroutines to its base software. Control signals were separated from the structure for the following reasons:

- If a person is only interested in the behavior of a system, it is not necessary to study the structure.
- The control part can be implemented in hardware, firmware, or software. Thus, there is a flexibility which aids economical realization.
- Such a model is very convenient for high-level modeling such as looking at determinancy and deadlocks. Exhaustive simulation is avoided.

The general ideas behind the language are very much in keeping with the goals attempted by this investigation. It will allow working at arbitrary levels and intermixing them in one simulation.

SDL (Structural Description Language) [V2,1]

SDL describes in detail the interconnections of a series of digital blocks. These blocks may be of any modeling level. It will also specify the interfaces between two or more subsystems. Contained in its syntax is the ability to describe node names, block names, interconnections between blocks, numbers of I/O lines, and other specifications used to fully define the construction of a digital system. In short, one could take a schematic and translate its structure to SDL.

Because of its syntax rules, which allow the easy specification of a system structure, this language could fulfill the requirement for specifying the interconnection of elements which are at first undefined in their behavior. SDL does not intermix behavior modeling with structural modeling.

IN SUMMARY

From the above discussion, the reader will note that several of the above languages meet many of the goals as outlined in the introduction. It remains to combine the best features of each to solve the particular problems at hand. This combination is found in SISL and its interface to SALOGS.

This chapter is devoted to the description of the SALOMON propagator, SISL. A view of its inner details will be given along with the basic philosophy behind the language. This will demonstrate its completeness as well as its usefulness to CAD activities.

There are several requirements which have been noted by those who write description languages. These are necessary for the clear and complete specification of a digital system. [D5,1]

1. ability to name and describe blocks which correspond one-to-one with those of the system being designed
2. separation of process and control
3. support for several modeling levels
4. separation of the various phases of simulation and testing
5. allowance of concurrent activities at the several modeling levels
6. specification of synchronous and asynchronous activities
7. description of data routing between elements

To these may be added:

8. support of the user in his attempts to describe a system
9. easy interfacing to other design packages
10. following of standards which are generally accepted in the design community

The choice made for a language to support the intermixing of functional and gate modeling levels was based on the above criteria. SDL was chosen for the basic syntax of structural modeling and SALOGS was chosen for process control. (See Appendix D for a description of SALOGS.) The review of the other languages was used to create SISL which combines syntax features of SDL and SALOGS. It extends the modeling capabilities of SALOGS by making it much easier to use beyond the gate level.

The syntax of register transfer level, programming level, and information level modeling did not appear to be conducive to the intermixing of widely separate design levels. However, the general ideas presented by the other languages were valuable in the effort to derive the new language, SISL.

The details available on SDL were sufficient for an in-depth study of that language. Also, its syntax is very close conceptually to such languages as PCAP (Princeton Circuit Analysis Program) [S8,1] which is a discrete component level circuit simulation package. Many practicing engineers began by using similar design aids. An intuitive feel for SDL's use can be easily developed since it is "natural" to a human user. SDL's syntax works very hard for the designer.

Thus, a subset of SDL was chosen to begin the construction of SISL's syntax. It was modified slightly to conform more closely to that of SALOGS and to cover some areas that might help the user make fewer errors when describing a system. (More on this later.)

SISL DETAILS

SISL itself has no ability to define a program, that resides in SALOGS. It lets one describe the structure of arbitrary (functional) level digital systems and their interface to the gate level portion of those systems. SISL simply adds to SALOGS the ability to easily describe structures of a functional level in addition to its gate level without having to do FORTRAN coding or to become involved with the details of SALOGS' \$MODELS section. (See the SALOGS USERS GUIDE.)

The SALOGS/SISL system separates process and control. The process is the behavioral model of the functional element written in FORTRAN. Control resides in the structure of the digital system. A behavioral model may be changed at will (as long as the number of I/O lines remains the same) without the need to modify the system structure.

(*) For further detail refer to the SISL USERS GUIDE.

Element names may be anything the designer chooses as long as the basic naming syntax is followed. This package is modular in that it has the following routines to handle element memory, a routine to build structure, routines to compile the combination of functional and gate level structures, routines to compile the exercising commands, routines to perform the exercising commands, and routines to perform fault analysis.

SISL SYNTAX

Appendix B shows the syntax of SISL. There are two differences between it and that of SALOGS.

- A ";" separates the list of output nodes and input nodes. This is to force the user to carefully consider line assignments. When one may specify up to 40 nodes per element, this becomes necessary. Also, it provides an aid to the user proofing of the structural description.
- A "*" as the first character rather than only in column #1 flags a comment line. This is a user convenience and allows creation of banners without the need for an extraneously filled column.

The syntax rules are not as extensive as that for SDL, the model for SISL, since only the interconnection of pre-defined elements is considered. However, SISL is complete and will allow the description of system structures where the elements contain up to 40 I/O lines each. This limit had to be set due to SALOGS' internal restrictions. SISL is designed to interface easily with SALOGS.

SISL is easy to learn through the use of the designating rules, through its ease of interface to SLOGS, and through its user proofing. It is friendly and does not take long to learn. Also, being modular in its construction, modifications and additions are not difficult to make.

User proofing is perhaps the most important feature of a package which is meant for release to those who have no need to understand the inner workings of the software. Basically, a philosophy of error checking should include the detection of problems at the earliest possible point in the program. Errors should not be allowed to propagate beyond their point of earliest detectability. Too,

The user must be able to determine whether failure of an attempted operation was due to improper control signals or system malfunction [P3,13].

If "...improper control signals..." is replaced by "...improper user input data...", an idea is obtained as to how to approach the delivery of error messages.

While SISL will not catch all conceivable user errors, it will note errors due to syntax violations and inconsistencies. These include a node being used for input but not for output and an incorrect number of I/O nodes for an element.

SISL is to be converted to different levels of abstraction and convert the syntax to that required by the SALOGS model portion. This can be a rather extensive conversion. The SALOGS requires quite a lot to set up a structure at the functional level. (See Appendix A for an example.)

No node name conversions are made although SISL will check the correspondence of numbers of I/O lines and the naming conventions. It will also ensure that each node is used at least once for input and for output. During the parsing of the several syntax diagrams, SISL will check the integrity of each. Any error will result in a message and an immediate controlled termination. The syntax diagramming, which guides the parsing of user input, is based on that for the computer language, PASCAL [J2,1]. The procedure is the author's original design. Each line of input data is dealt with as a single entity. It is not necessary for SISL to know what went before or what comes later. A lines' syntax is translated and then spooled to a scratch file which eventually becomes the \$MODELS heading for the SALOGS gate level portion of the overall system description.

Node names are retained as is so that throughout a complete simulation, the designer will not be troubled with several words which stand for the same thing. The intent has been to ease the burden placed on the user during the design process.

CH 9. PROJECT SUMMARY AND CONCLUSIONS

The objective of this project was to interface gate and functional level digital simulations. This goal was met by the creation of SISL, a functional level preprocessor to the gate level SALOGS CAD package, and a library of three behavioral models. The state of the art has been advanced because the sponsors will now be able to support projects previously denied due to the D*CASE modeling limitations. An easy mix of functional and gate level modeling has been achieved. A designer may directly intermix the two levels of modeling while saving main memory and time. The assumption here is that a behavioral model of a system element will perform faster and in less main memory than its gate level counterpart. It will deliver less detail, but the extra detail is not desired by most designers modeling at levels beyond the gate level.

The group of possible users include all of the institutions presently making use of SALOGS. These include several universities and industrial concerns as well as the two sponsors.

SISL is presently running on the AVIONICS LABS DEC SYSTEM 10 and the SANDIA LABS DEC SYSTEM 20. It has proven itself a great aid in the modeling of digital systems. Continuing support will be carried out by the author (see VITA for address) through SANDIA LABS.

Any individual wishing to extend this study should look to the creation of additional behavioral primitives with information content. The value of my note to you probably depends on the number of the primitives and types of elements available to it. The more primitive content, the more a user will be willing to learn and use a design aid. An extensive library would mean that EOKTRAG coding would not have to be done to include an element in a system model. The timing question should also be addressed. As digital systems become faster and faster, the timing issue increases in importance.

Presently, only the following are in the behavioral library:
a four input OR gate, 4-16 decoder, 2K X 8 ROM, and a
256 X 8 RAM. An ALU would be encouraged by the sponsors as
would a CPU. An extensive timing buss would also be valuable.

Anyone wishing to use or extend the features of SISL or its behavioral library should feel free to contact the author or the sponsors.

BIBLIOGRAPHY

A1 ADKIN, JOHN M. AND J. M. D. SPAFFER
"PART 1: LOGIC DESIGN METHODS," IEEE CIRCUITS AND SYSTEMS MAGAZINE,
1: 9-14 (JUN 79)

A2 ADKIN, JOHN M. AND J. M. D. SPAFFER
"PART 2: LOGIC CIRCUIT SIMULATION," IEEE CIRCUITS AND SYSTEMS MAGAZINE,
1: 3-12 (JUL 79)

A3 ADKINS, GERALD AND UDO W. POOCH
"COMPUTER SIMULATION: A TUTORIAL," COMPUTER, 12-17 (APR 77)

B1 BOLLIG, C.J.; C.R. GORDON; M.A. WIELAND. "FUNCTIONAL TESTING OF
RANDOM LOGIC USING SIMULATION DATA," IBM TECHNICAL DISCLOSURE
BULLETIN, 20 #5: 1916-1917 (1977)

B2 BOWERS, JAMES C. AND STEPHEN R. SEDORE.
SCEPTRE, A COMPUTER PROGRAM FOR CIRCUIT AND SYSTEMS ANALYSIS.
ENGLEWOOD CLIFFS, NJ: PRENTICE-HALL INC 1971

B3 BOYD, D.L. AND A. PIZZARILLO "INTRODUCTION TO THE WELLMADE
DESIGN METHODOLOGY," IEEE TRANSACTIONS ON SOFTWARE
ENGINEERING, SE-4: 276-282 (JUL 78)

C1 CARR, WILLIAM N. AND JACK P. MIZE. MOS/LSI DESIGN AND APPLICATIONS.
NEW YORK, NY: McGRAW-HILL BOOK CO 1972

C2 CASE, GLENN R.
SALOGS-A CDC6600 PROGRAM TO SIMULATE DIGITAL LOGIC NETWORKS.
ALBUQUERQUE, NEW MEXICO: SANDIA LABORATORIES, 1977.

C3 CHANG, H.Y. AND S.G. CHAPPELL
"DEDUCTIVE TECHNIQUES FOR SIMULATING LOGIC CIRCUITS,"
COMPUTER, 52-59 (MAR 75)

C4 CHATTERGY, RAHUL AND UDO W. POOCH
"INTEGRATED DESIGN AND VERIFICATION OF SIMULATION PROGRAMS,"
COMPUTER, 40-45 (APR 77)

C5 CHU, YAOHAN "WHY DO WE NEED COMPUTER HARDWARE DESCRIPTION
LANGUAGES," COMPUTER, 18-22 (DEC 74)

C6 CHU, YAOHAN "INTRODUCING CDL," COMPUTER, 31-33 (DEC 74)

C7 CIAMPI, P.L.; A.D. DONOVAN; J.D. NASH "CONTROL AND
INTEGRATION OF A CAD DATA BASE," PROCEEDINGS: DESIGN
AUTOMATION CONFERENCE, 13: 285-289 (JUN 76)

C8 CIAMPI, P.L.; J.D. NASH "CONCEPTS IN CAD DATA BASE
STRUCTURES," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE,
13: 290-294 (JUN 76)

C9 CORTNER, MAX J. "A USERS' VIEW OF THE NEXT STEP IN TEST
GENERATION SOFTWARE," PROCEEDINGS: AUTOTESTCON, 300-304 (1979)

D1 DURVISOGLU, BULENT "HARDWARE DESCRIPTION LANGUAGES IN GREAT BRITAIN," COMPUTER, 64-66 (DEC 74)

D2 DIETMEYER, D.L. "INTRODUCING DDL," COMPUTER, 34-38 (DEC 74)

D3 DIGITAL EQUIPMENT CORP. HANDBOOK OF SYSTEMS DESIGN. MAYNARD, MASS: DIGITAL EQUIPMENT CORP. 1974

D4 DIGITAL EQUIPMENT CORP. GETTING STARTED WITH DECSYSTEM-10. MAYNARD, MASS: DIGITAL EQUIPMENT CORP. 1975

D5 DUDANI, S. AND E.P. STIBLER. "REPORT ON A SURVEY OF HARDWARE DESCRIPTION LANGUAGES," UNPUBLISHED, ROME AIR DEVELOPMENT CENTER (1978)

D6 DZIDA, W.; S. HERDA; W.D. ITZFELDT "USER PERCEIVED QUALITY OF INTERACTIVE SYSTEMS," IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, SE-4 #4: 270-276 (JUL 78)

F1 FREEMAN, PETER "SOFTWARE RELIABILITY AND DESIGN: A SURVEY," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 13: 484-495 (JUN 76)

F2 FOSTER, J.C. "THE EVOLUTION OF AN INTEGRATED DATABASE," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 394-398 (JUN 75)

G1 GARROQ, CARLOS A. AND MICHAEL J. HURLEY "THE IPAD SYSTEM: A FUTURE MANAGEMENT/ENGINEERING/DESIGN ENVIRONMENT," COMPUTER, 23-33 (APR 75)

G2 GLESNER, M. "A NEW EFFICIENT CIRCUIT APPROACH FOR MACROMODELING DIGITAL CIRCUITS," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 359-363 (1978)

G3 GLESNER, MANFRED. "NEW MACROMODELING APPROACHES FOR THE SIMULATION OF LARGE SCALE INTEGRATED CIRCUITS," PROCEEDINGS: EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, 448-452 (1978)

G4 GREEN, DAVID. "LARGE SCALE INTEGRATION SIMULATION FACILITY," UNPUBLISHED, SANDIA LABS (8 APR 80)

G5 GROEGER, H.J. "A NEW APPROACH TO STRUCTURAL PARTITIONING OF COMPUTER LOGIC," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 378-383 (JUN 75)

H1 HAYTER, R.B.; P.S. WILCOX; H. ROMBEEK; D.M. CAUGHEY. "STANDARD CELL MACROMODELS FOR LOGIC SIMULATION OF CUSTOM LSI," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 1108-1112 (1978)

H2 HEMMING C.W. AND J.M. HEMPHILL "DIGITAL LOGIC SIMULATION MODELS AND EVOLVING TECHNOLOGY," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 85-94 (JUN 75)

H3 HENCKELS, LUTZ; RENE HAAS; CHI-YUAN LO "HIERARCHICAL AND CONCURRENT FAULT SIMULATION," ELECTRONICS TEST, 54-58 (MAR 80)

H4 HEYDEMANN, M.H. "FUNCTIONAL MACROMODELING OF ELECTRICAL CIRCUITS," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 532-535 (1978)

H5 HILL, FREDERICK J. AND GERALD R. PETERSON.
DIGITAL SYSTEMS: HARDWARE OPTIMIZATION AND DESIGN.
NEW YORK, NY: JOHN WILEY AND SONS INC. 1973

H6 HILL, FREDERICK J. "PROGRAMMING AND," COMPUTER, 23-34 (DEC 74)

H7 HOLDEN, WILLIAM E. "THEORETICAL AND EMPIRICAL STUDIES OF
PROGRAM TRUSTING," IEEE TRANSACTIONS ON SOFTWARE ENGINEERING,
SE-4 #4: 293-298 (JUL 78)

H8 HSUEH, M.Y.; A.R. NEWTON; D.O. PEDERSON. "THE DEVELOPMENT OF
MACROMODELS FOR MOS TRIBING SIMULATORS," PROCEEDINGS: INTERNATIONAL
SYMPOSIUM ON CIRCUITS AND SYSTEMS, 345-349 (1978)

I1 IBM CORP. SYSTEMS: API LANGUAGE. IBM: SAN JOSE, CA 1978

I2 INTEL CORP. MCS-48 MICROCOMPUTER USERS MANUAL.
SANTA CLARA, CALIF: INTEL CORP 1978

J1 JACQUART R.; PH. REGNTER; F.R. VALETTE; J. FOISSEAU.
"CURRENT TRENDS IN THE DEVELOPMENT OF INTEGRATED GENERAL PURPOSE
CAD SYSTEMS," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE,
12: 180-188 (JUN 75)

J2 JENSEN, KATHLEEN AND NIKLAUS WIRTH. PASCAL-USER MANUAL AND REPORT.
NEW YORK, NY: SPRINGER-VERLAG 1978

L1 LANCASTER, DON. CMOS COOKBOOK. INDIANAPOLIS, IND:
HOWARD W. SAMS AND CO 1977

M1 MARCOZ, F. AND O. TEDONE "HARDWARE DESCRIPTION LANGUAGES IN ITALY,"
COMPUTER, 60-61 (DEC 74)

M2 MERMET, JEAN "HARDWARE DESCRIPTION LANGUAGES IN FRANCE,"
COMPUTER, 55-56 (DEC 74)

M3 MERWIN, RICHARD E. "SOFTWARE MANAGEMENT: WE MUST FIND A WAY,"
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING,
SE-4 #4: 307-308 (JUL 78)

N1 NATIONAL SEMICONDUCTOR. CMOS DATA BOOK.
SANTA CLARA, CALIF: NATIONAL SEMICONDUCTOR 1977

P1 PEDERSEN, JAN T.; JOHN K. BUCKLE "KONGSBERG'S ROAD TO AN
INDUSTRIAL SOFTWARE METHODOLOGY," IEEE TRANSACTIONS ON
SOFTWARE ENGINEERING, SE-4 #4: 263-269 (JUL 78)

P2 PILOTY, ROBERT "HARDWARE DESCRIPTION LANGUAGES IN THE FEDERAL
REPUBLIC OF GERMANY," COMPUTER, 57-59 (DEC 74)

P3 PURVIS, RICHARD E. AND RONALD D. YOHO. MMF: MICROPROGRAMMABLE
MICROCOMPUTER EMULATOR. UNPUBLISHED THESIS:
AIR FORCE INSTITUTE OF TECHNOLOGY 1978

R1 RAETH, PETER G. AND WILLIAM J. BARKSDALE "AN INTERACTIVE COMPUTER PACKAGE FOR ACTIVE FILTER DESIGN," PROCEEDINGS: TELE-SOUTHEASTCON, 351-354 (APR 73)

R2 RAMP, RICHARD; ROBIN AUBIN; CRAIG LAMONT; JOHN BOEKY "THE OFFICIAL LANGUAGE OF THE LOGIC SIMULATOR," UNPUBLISHED, SANDIA LABS (NOV 80)

R3 RALSTON, ANTHONY AND C.L. MEIK ENCYCLOPEDIA OF COMPUTER SCIENCE. PETROCELLI/CHARTER: NEW YORK, NY 1976

S1 SCHNETTERWIND, N.F. "THE USE OF SIMULATION IN THE EVALUATION OF SOFTWARE," COMPUTER, 47-43 (APR 77)

S2 SHIRWOOD, WILL. "THE BOOLEAN CONNECTION," PROCEEDINGS: SEMICONDUCTOR TEST CONFERENCE, 274-281 (1978)

S3 SIEWIOREK, DAN "INTRODUCING ISP," COMPUTER, 39-41 (DEC 74)

S4 SIEWIOREK, DAN "INTRODUCING PMS," COMPUTER, 42-44 (DEC 74)

S5 SOONG, NORMAN LOONGSUNG "THE DESIGN OF PROGRAM LOGIC," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 13: 354-365 (JUN 76)

S6 STUTZ, E.A. AND W.M. VAN CLEEMPUT. "STRUCTURAL INTEGRATED CIRCUIT DESIGN WITH THE HIDRIS SYSTEM," PROCEEDINGS: NATIONAL ELECTRONICS CONFERENCE, 123-128 (1978)

S7 SU, STEPHEN Y.H. "A SURVEY OF COMPUTER HARDWARE DESCRIPTION LANGUAGES IN THE USA," COMPUTER, 45-51 (DEC 74)

S8 SURBER, WILLIAM H. PCAP: PRINCETON CIRCUIT ANALYSIS PROGRAM. PRINCETON UNIVERSITY: PRINCETON, NJ 1976

S9 SZYGENDA, S.A. "DIGITAL SYSTEMS SIMULATION," COMPUTER, 23-23 (MAR 75)

S10 SZYGENDA, S.A. AND E.W. THOMPSON "DIGITAL LOGIC SIMULATION IN A TIME-BASED, TABLE-DRIVEN ENVIRONMENT: PART 1. DESIGN VERIFICATION," COMPUTER, 24-36, (MAR 75)

T1 TANENBAUM, ANDREW S. STRUCTURED COMPUTER ORGANIZATION. ENGLEWOOD CLIFFS, NJ: PRENTICE-HALL INC 1976

T2 THOMPSON, E.W. AND N. BILLAWALA "THE SOFTWARE ENGINEERING TECHNIQUE OF DATA HIDING AS APPLIED TO MULTI-LEVEL MODEL IMPLEMENTAION OF LOGICAL DEVICES IN DIGITAL SIMULATION," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 195-201 (JUN 75)

T3 THOMPSON, E.W. AND S.A. SZYGENDA "DIGITAL LOGIC SIMULATION IN A TIME-BASED, TABLE-DRIVEN ENVIRONMENT: PART 2. PARALLEL FAULT SIMULATION," COMPUTER, 38-49 (MAR 75)

T4 TRACY, JAMES H. "DIFFICULTIES IN APPLYING REGISTER TRANSFER LANGUAGES IN MICROCOMPUTER SYSTEM DESIGN," PROCEEDINGS: MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 158-161 (1978)

T5 TROXEL, DONALD E. GRAPHICAL INPUT METHODOLOGY FOR COMPUTER AIDED ANALYSIS OF CIRCUITS. UNPUBLISHED THESIS: AIR FORCE INSTITUTE OF TECHNOLOGY 1978

V1 VAN CLEEMPUT, W.M. "DESIGN INFORMATION TOOLS FOR STRUCTURED HARDWARE DESIGN," AFIT TRADITIONAL PAPER, 1-11 (1972)

V2 VAN CLEEMPUT, W.M. "SDL, A LANGUAGE FOR DESCRIBING THE STRUCTURE OF DIGITAL SYSTEMS," UNPUBLISHED, STANFORD UNIVERSITY (MAR 1979)

V3 VAN CLEEMPUT, W.M. TUTORIAL: COMPUTER-AIDED DESIGN TOOLS FOR DIGITAL SYSTEMS. NEW YORK, NY: IEEE 1970

V4 VAUCHER, JEAN "HARDWARE DESCRIPTION LANGUAGES IN CANADA," COMPUTER, 53-54 (DEC 74)

W1 WATANABE, HITOSHI AND KIICHI FUJINO "HARDWARE DESCRIPTION LANGUAGES IN JAPAN," COMPUTER, 62-63 (DEC 74)

Appendix A
SISL USERS GUIDE

TABLE OF CONTENTS

OVERVIEW.....	54
SISL SYNTAX.....	57
AN EXAMPLE.....	57
SISL INPUT FILES.....	59
SISL OUTPUT FILES.....	61
SISL TEMPORARY FILES.....	63
CAUTION ON FILES.....	63

SISL, Structural Interface to the SALOGS language, is designed as a functional level preprocessor to SALOGS (Schematic LOGic Simulator) which is a gate level digital simulator. SALOGS simulates digital systems using AND, OR, and INVERT primitives. These primitives or gates perform during the simulation almost the same as do their MOS technology counterparts. Eight signal states are used to partition voltage levels. These eight states include the logical states. Refer to Appendix D of this guide for more on the application of and the terms applied in relation to SALOGS.

The purpose of SISL is to allow the description of a digital system in terms of high level devices such as adders, shift registers, etc. rather than in gates such as AND, OR, etc. This level of description will be referred to in this manual as macro descriptions. The term gate level simulation is used here to refer to digital simulation using MOS technology behavior models of AND, OR and INVERT eight state primitives. The several algorithms attendant to SISL perform their preprocessing by implementing a digital system description language very close to that of SALOGS itself. Thus, the designer will find the use of this new level of modeling quite easy to transition to if he has gained a familiarity with the SALOGS design aid.

Not only can the designer work at a very high level of system description but he can link a gate level SALOGS model to a SISL macro model and run the entire network as one system. This guide assumes the users' knowledge of SALOGS. Appendix D of this guide contains a copy of the most recent users guide to that package.


OVERVIEW

SISL is designed to run as a functional level preprocessor to the gate level SALOGS modeling software. It will accept functional level descriptor information and return the SALOGS parameters required to create a single entity from the functional and gate level portions of a digital systems' model.

Fig UG-1 shows the run time data and control flow for SALOGS. Obviously, this design software runs as a series of batch programs interfaced through a number of disk files. Fig UG-2 shows how SISL is an added program (preprocessor) to the SALOGS series. The user creates two model files. One holds the SISL macro model portion of a digital system and the other holds the gate level portion. These two files are manipulated by SISL to produce a total network description to be processed by SALOGS. SISL does not produce gate level models for the large scale devices. Rather, it creates linkages to FORTRAN IV behavior models. These behavior models (called functional models in the SALOGS literature) determine how the device operates and the technology involved. They are not required by SISL itself.

MODELS.DAT = INPUT TO SIMUL

FIG. 1-2)



SM/DS 1.01 11-15-71

(Drawn by:
John M. Acken)

Single lines are data flow.

Double lines are control flow.

GRPHP.DAT: SALOGS' code level description. SISL adds on the SALOGS functional and behavioral models to this file. This file is sent on to SALOGS.

SISL.DAT: The description of the functional level digital system.

SISL.NAM: A list of device names and their individual number of I/O lines and internal subroutine names.

SISL.OUT: All messages generated by SISL during its last run.




FIG UG-2

SISL RUN TIME SYSTEM

SISL SYNTAX

SISL is a functional computer description language similar to that developed by W.M. Van Cleemput for his SSDL or Structural Description Language [V2,1]. For all the seeming complexity, the source code for SISL is only 1100 lines of FORTRAN IV. Appendix C of this guide contains the listing of the software. Appendix B of this guide gives the set of syntax diagrams which completely define this language. One need only study these constructs to understand the syntax.

AN EXAMPLE

To demonstrate the use of SISL, a complete run will now be presented. Fig UG-3 is an example of the block diagram of a digital system. In the next section examples will be given of each file required to program it.

There are several steps required to build a functional/gate level model. These steps are:

1. obtain the gate diagram for the gate model
2. code this model in the SALOGS gate level language
3. test for compile and execution errors of this model
4. decide on the functional level additions to the gate level model
5. write the SISL functional level portion of the overall model
6. test this portion for compile errors
7. run a test on the total functional/gate model
8. repeat steps 1-7 until results are satisfactory

The gate level portion of this system consists only of an AND gate. Since the designer is assumed to already have some expertise with SALOGS, we will only discuss the SISL requirements of the system.




FIGURE IV-3

A flowchart of the predictive model process.

SISL INPUT FILES

Three files are required as input to the SISL preprocessor. These files provide the information required by SISL at run time. Following is a list of those files, descriptions of their required format, and a sample of each. Together, these file demonstrate the programming of the block diagram given in Fig UG-3.

SETUP.DAT The SALOGS gate level portion of the intended digital system; SISL adds to this file the linkages to any required behavior models. Refer to SALOGS USERS GUIDE for the details of gate level modeling. SISL assumes that this file originally contains no \$MODELS section.

Original version (created by user):

```
INPUT A B C
OUTPUT K
AND K H I J
CIRCUIT H I J A B C
END
```

Final version (created by SISL):

```
$MODELS
COUNTUD    0    3    3    6    2    0
F E D    A B C
END COUNTUD
BTOG      0    3    3    6    1    0
H I J    F E D
END BTOG
CIRCUIT   2    3    3    6    0    0
H        1    J    A    B    C
COUNTUD F E D    A B C
BTOG H I J    F E D
END CIRCUIT
$END MODELS
INPUT A B C
OUTPUT K
AND K H I J
CIRCUIT H I J A B C
END
```

SISL.DAT

The description of the macro portion of the digital logic model of a gate or macro model in the network is mentioned along with its attendant I/O lines in this fashion:

DEVICE(DEVICE(SPACE))OUTLIST(SPACE);(SPACE)INLIST where
OUTLIST is the list of nodes forming the output from the
device and INLIST is the list of inputs to the device.

The first non-comment line of this file is:

CONNECT(SPACE)OUTLIST(SPACE);(SPACE)INLIST where
OUTLIST is the list of macro model outputs
to the gate model and INLIST is the list of inputs
coming from the gate model.

```
*  
*  
*  
* THE SECOND TEST OF THE SISL/SALOGS TRANSLATOR  
*  
*  
*  
CONNECT H I J ; A B C  
COUNTUD F E D ; A B C  
BTGG H I J ; F E D  
END
```

Continuations are noted by using a space followed by a "*" at the end of the continued line. A line may be continued from any point where a space occurs. Comment lines are noted by having a "*" as the first character of a line. An example of a continuation follows:

```
CONNECT H I J ; *  
A B C
```

SISL.NAM A list of all the allowed high level devices and certain parameters unique to each one. Every high level device usable by SISL and having code in the behavioral library is listed in this way:

LINE 1-- Device name (col 1-8), left justified to column
one

LINE 2-- number output nodes required (col 1-5)

number input nodes required (col 6-10)

SALOGS functional model number (col 11-15).

All numbers are integer and right justified.

BTOG			
3	3	1	
COUNTUD			
3	3	2	

SISL OUTPUT FILES

SETUP.DAT The combination of SALOGS gate, functional, and logical models created by SISL. This file contains the total system to be simulated and is passed on to SALOGS.

SISL.OUT All messages generated by SISL during its last run. Each message is of the format:

SUBROUTINE GENERATING MESSAGE, FORMAT NUMBER, and MESSAGE
Fig UG-4 gives an example of this file.

ROUTIN	# OUTPUTS	# INPUTS	# LINES	FNUM	HASH #
DATAIN 15--	3	3	6	1	5
DATAIN 15--	3	3	6	2	11

LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- * THE SECOND TEST OF THE SISL/SALOGS TRANSLATOR
 LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- CONNECT H I J ; A B C

CONNECT 410--
 TOTAL # NODES COPIED TO SALOGS= 6
 OUTPUT NODES TO SALOGS= 3
 INPUT NODES FROM SALOGS= 3

*** OUTLIST ***

H
I
J

*** INLIST ***

A
B
C

GETMOD 2-- AM BUILDING THE SALOGS FUNCTIONAL MODELS
 LINEIN 15-- COUNTUD F E D ; A B C
 LINEIN 15-- STOG H I J ; F E D
 LINEIN 15-- END

GETMOD 1002--

NODE NAME	OUTFLAG	INFLAG	HASH #
A	1	1	20
B	1	1	21
C	1	1	22
D	1	1	23
E	1	1	24
F	1	1	25
H	1	1	27
I	1	1	28
J	1	1	29

LMODEL 5-- AM BUILDING THE SALOGS LOGICAL MODEL
 ENDMOD 3-- AM REBUILDING SETUP.DAT FOR SALOGS

The 1 under OUTFLAG/INFLAG indicates that the node has been used as an output/input node.

FIG UG-4 AN EXAMPLE OF SISL.OUT

SISL TEMPORARY FILES

SISL uses two files, TEMP1 and TEMP2, for working storage. These files are created and deleted during any given run.

CAUTION ON FILES

Any file used for output by SISL should always be backed up by the user prior to each run if the current version of that file is desired for retention. This is particularly true of SETUP.DAT since it is used first by SISL as the gate level portion of the digital network and then to contain the total system description.

APPENDIX B
SISL SYNTAX DIAGRAMS

TABLE OF CONTENTS


ALPHANUMERIC.....	66
SPECIAL CHARACTER.....	66
DIGIT.....	67
IDENTIFIER.....	68
NODE NAME.....	68
IDENTIFIER LIST.....	68
NAME OF FUNCTIONAL PRIMITIVE.....	68
OUTPUT OR INPUT LIST.....	68
NULL.....	69
NUMBER.....	69
ALPHANUMERIC.....	69
ANY CHARACTER.....	69
NUMBER RANGE.....	70
STRING.....	70
TEXT.....	70
MODEL SPECIFICATION.....	71
CONNECTION TO GATE MODEL.....	71
COMMENT.....	72
SISL PROGRAM.....	73




ALPHABETIC



(A)
(B)
(C)
(D)
(E)
(F)
(G)
(H)
(I)
(J)
(K)
(L)
(M)
(N)
(O)
(P)
(Q)
(R)
(S)
(T)
(U)
(V)
(W)
(X)
(Y)
(Z)




SPECIMEN
CHARACTER

(A)
(B)
(C)
(D)
(E)
(F)
(G)
(H)
(I)
(J)
(K)
(L)
(M)
(N)
(O)
(P)
(Q)
(R)
(S)
(T)
(U)
(V)
(W)
(X)
(Y)
(Z)













Method of
Implementation



CONNECTION TO GATE MODEL







APPENDIX C
SISL LISTING

EACH SUBROUTINE IS PRECEDED BY ITS OWN OPERATING FLOW CHART.

THE FLOW CHARTS PORTRAY THE ALGORITHM USED FOR EACH ROUTINE.

In all the software, liberal use is made of certain functions which may not perform the same way on all computers:

OPEN, CLOSE are used for disk file handling.

.AND., .OR. are used on integer variables for data packing and and unpacking. These depend on a shift left being caused by $I=I*2$ and a shift right being caused by $I=I/2$ where I is an integer variable.

J="K places the non-decimal octal value K into the integer location I.

TABLE OF CONTENTS

MAIN.....	77
HALT.....	80
OPEN.....	82
CLOSE.....	84
LINEIN.....	86
NEXTID.....	89
IMOBLL.....	93
ENDMOD.....	96
GETMOD.....	98
TESTID.....	105
CONNECT.....	107
CONCHK.....	112
IBKPUT.....	114
IDHASH.....	116
IDPUT.....	118
MODULO.....	120
ICHAR.....	122
IFIND.....	124
LOCAL.....	126
EXIST.....	128
READIN.....	130

C THIS LINE IS IN THE DBCR FILE, NOT IN
C
C
C SUBROUTINE FRUIT? WHICH IS THE SUBROUTINE
C
C THIS SUBROUTINE IS A FUNCTION WHICH TAKES
C TWO ARGUMENTS AND RETURNS THE SUM OF THE TWO.
C CODE FOR FRUIT? IS TO TAKE THE SUM OF THE TOTAL
C SYNTACTIC ELEMENTS. THIS WILL BE USED AS A TEST CASE.
C SIMPLICITY. THE ALIAS NAME OF FRUIT? WHICH IS GENERAL
C VARIABLE OF ID WHICH BE OVERWRITTEN BY SUBL.
C THE ELEMENTAL MODEL IS THUS CALCULATED WITH REFERENCE TO THE
C SALOGS. EACH ELEMENTAL PORTION OF THE TOTAL IS BY A DIRECTION.
C
C THIS PROGRAM...SISL....SHOULD BE RUN
C BEFORE ...NEARL.... THE FIRST PROGRAM IN THE SALOGS RUN TIME SYSTEM.
C
C AN ID (IDENTIFIABLE) IS A CODE NAME
C
C SYNTAX OF SISL MESSAGES-->
C SUBROUTINE NAME, FORMAT NUMBER, MESSAGE
C
C THE "?" IN FNUM? IS THE "?" IN SUBROUTINE FRUIT? WHICH IS THE
C BEHAVIORAL MODEL, WRITTEN IN FORTRAN IV TO ENCODE A
C BEHAVIORAL BLOCK. THE VARIOUS SUBROUTINES FRUIT? UNIQUELY IDENTIFY A
C GIVEN BEHAVIORAL BLOCK TO SALOGS.

Context: MATHS

V
V
V
V

| C
| C OPEN THE FILE
| C
| C TRANSLATE DA FORMS
| C
| C READ THE FILES REQUESTED BY SISL INPUT FILE.
| C
| C CALL: DATA
| C
| C LIST THE LIST OF ALLOWED FUNC NAMES AND THEIR
| C RELATED NUMBER OF INTERPRETIVE CODES AND THE FILE?
| C
| C CALL: NAMES
| C
| C READ AND PROCESS THE CORRECT CARD. THIS SHOULD BE THE FIRST
| C WITH COMPUTER CARD.
| C
| C CALL: CORRECT
| C
| C TRANSLATE THE FUNCTIONAL SYSTEM DESCRIPTION INTO
| C SLOGIC FUNCTIONAL AND LOGICAL MODEL SYNTAX
| C
| C CALL: CORRECT
| C
| C READ THE TRANSLATED INFORMATION FROM STMPLUT ON TOP
| C OF STMPLUT
| C
| C
| C ADDEND TO "TRANS" THE SLOGIC FUNCTIONAL MODEL
| C OF FUNCTIONS.
| C
| C
| C ADDEND TO "TRANS" THE SLOGIC LOGICAL MODEL "CIRCUIT"
| C
| C CALL: CORRECT
| C
| C PUT "TRANS" INTO "STMPLUT" AND DELETE "TRANS"
| C
| C CALL: CORRECT
| C
| C READ THE FILES OBTAINED FOR THE SISL RUN TIME SYSTEM
| C AND THE CORRECT EXECUTION.
| C
| C CALL: CORRECT

V
V
V
V

| C
| C END

```

C
C
C
C DATA DESCRIPTION
C
C LSTCHR A LIST OF CHARACTERS
C ICHRCH A SET OF CHARACTER
C MAXLEN THE MAXIMUM LENGTH OF A BLOCK NAME
C MAXNAME MAXNAME+1
C MAXNAME2 MAXNAME+2
C MAXNAME3 MAXNAME+3
C MAXNAME4 MAXNAME+4
C MAXBLK THE MAXIMUM NUMBER OF BEHAVIORAL BLOCKS
C LSTCHR A LIST OF CHARACTERS USED IN SISL
C NAMES A LIST OF BLOCK NAMES AND THE CORRESPONDING
C NUMBER OF OUTPUT/INPUT NODES REQUIRED BY EACH.
C NUMCHR THE NUMBER OF CHARACTERS IN LSTCHR
C MAXLEN THE LENGTH OF AN INPUT LINE
C ENDFIL 0, NO END OF FILE...1, END OF FILE REACHED (INPUT)
C IDTSIZ THE SIZE OF IDTABL
C IDTABL THE HASH TABLE FOR IDS
C MAXID THE ALLOWED LENGTH OF AN IDENTIFIER
C MAXID1 MAXID+1
C MAXID2 MAXID+2
C NOID 0, ID FOUND ; 1, NO ID FOUND
C MAXCON THE MAXIMUM NUMBER OF NODES WHICH CAN BE SHARED
C BETWEEN THE FUNCTION AND GATE LEVEL PORTIONS
C OF THE TOTAL SYSTEM DESCRIPTION.
C LINE THE CURRENT WORKING INPUT LINE
C LINEI A GENERAL ARRAY TO HOLD WORKING INFORMATION
C LINEND THE END OF THE CURRENT WORKING INPUT LINE
C IDPNTR THE BEGINNING OF THE NEXT IDENTIFIER IN THE
C CURRENT WORKING INPUT LINE
C LSTCON THE LIST OF OUTPUT AND INPUT NODE CONNECTIONS
C THE SISL BEHAVIORAL MODEL SHARES WITH THE
C SALOGS GATE MODEL
C NUMPUT THE NUMBER OF NODE NAMES TO PUT ON A SINGLE LINE
C NUMCON THE CURRENT NUMBER OF NODES IN LSTCON
C NUMIN THE NUMBER OF INPUT NODES IN LSTCON
C NUMOUT THE NUMBER OF OUTPUT NODES IN LSTCON
C MODCNT THE NUMBER OF BEHAVIORAL MODELS REFERENCED
C BY SISL.DAT
C
C COMMON/MODELS/ MODCNT,NUMPUT
C
C COMMON/IDS/ IDTABL(1000,10),IDPLAC,MAXID1,MAXID2,
C 1 IDTSIZ
C
C COMMON/NAME/ NAMES(60,12),MAXNAME,MAXNAME1,MAXNAME2,MAXNAME3,
C 1 MAXNAME4,MAXBLK,LSTCHR(70),NUMCHR
C
C COMMON/SISL/ LINE(80),LINEI(80),IBLANK,IASTRA,MAXLEN,
C 1 LINEND, IDPNTR,MAXID,NOID,ENDFIL
C
C COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
C 1 ICOLON

```

```

C
C
C      DATA NAMES,LSI,OR/1520*1H /,LINE/80*0/,LINEEND/0/
C
C      DATA LOUTL/1520*1H /,LINE/80*,NAME/1H ,1502/1H *,0,10/
C
C      DATA LSTCR/ 1DA,1BB,1BG,1D0,1HE,1HF,1EG,1B2,1HJ,1HJ,
C      1 1BK,1HG,1B3,1B4,1H0,1EP,1HJ,1ER,1E4,1ET,1H9,1BV,1BW,
C      2 1BX,1HY,1HZ,1H1,1H2,1H3,1H4,1H5,1H6,1H7,1H8,1H9,1H0,
C      3 1H ,1H ,1H ,1H /,1H ;,1H ;,1H0,1H1,1H2,1H3,1H4,1H5,1H6,
C      4 1H >,1H ?,1H E,1H #,1H =,1H ),1E(,1H ',1H S,1H Z,1H $,1H ^,1H ,
C      5 1H !,7*1H /
C
C      DATA IBLANK,IASTRA,ICOLON,MAXLIN,ENDFILE,MAXID,MAXCON
C      1 /1H ,1H #,1H ;,80,0.0,8,100/
C
C      DATA MODCNT,MAXNAME,MAXNM1,MAXNM2,MAXNM3,MAXNM4,MAXBLK,
C      1 NUMCHR /0,8,9,10,11,12,60,70/
C
C      OPEN ALL FILES
C
C          CALL OPEN
C
C      READ IN THE LIST OF ALLOWED BLOCK NAMES AND THEIR
C      REQUIRED NUMBER OF OUTPUT/INPUT NODES AND THE FNUM?
C
C          CALL READUM
C
C      READ THE CONNECT CARD. THIS SHOULD BE THE FIRST
C      SISL COMMAND CARD.
C
C          CALL CONECT
C
C      TRANSLATE THE BEHAVIORAL SYSTEM DESCRIPTION INTO
C      SALOGS FUNCTIONAL AND LOGICAL MODEL SYNTAX
C
C          CALL GETMOD
C
C      PUT THE TRANSLATED INFORMATION FROM SISL.DAT ON TOP
C      OF SETUP.DAT
C
C
C      APPEND TO "TEMP1" THE SALOGS FUNCTIONAL MODEL
C      INTERFACES.
C
C
C      APPEND TO "TEMP1" THE SALOGS LOGICAL MODEL "CIRCUIT"
C
C          CALL LMODEL
C
C      PUT "TEMP1" INTO "SETUP.DAT" AND DELETE "TEMP1"
C
C          CALL ENDMOD
C
C      CLOSE ALL THE FILES AND TERMINATE EXECUTION.
C
C          CALL CLOSE
C
END

```

6

1

7

1

1. **NAME OF THE SOCIETY**
1. **THE AMERICAN ASSOCIATION FOR THE ADVANCEMENT OF SCIENCE**

1. CULTURE OF THE MUSLIM STATE IN ISLAMIC MESSAGE-GIVING
2. CULTURE OF THE MUSLIM STATE

1 C. CRUISE EDITION OF THE STATE EXECUTIVE

C. H. CHAPMAN

1

1

1

125 Figs.

11

```
C
C
C
      SUBROUTINE HALT
C
C  PRINTS A FATAL ERROR MESSAGE TO THE PROGRAM.
C
C      COMMON/GENL/ LINE(80),LINE1(80),IBLACK,IASTRA,MAXLIN,
C      LINEND,IDENTR,MAXID,NJED,ENDFL
C
C      WRITE (2,10)
C      WRITE (5,10)
10   FORMAT (' HALT 10-- ** FATAL ERROR ** PROGRAM HALTED **')
      IF (LINEND.LE.0) GO TO 20
      WRITE (2,15) (LINE(I),I=1,LINEND)
      WRITE (5,15) (LINE(I),I=1,LINEND)
15   FORMAT (' HALT 15--',
     1          ' CURRENT SISL.DAT COMMAND LINE= ',80A1)
20   CALL CLOSE
      END
```

Current Doc

四

V
V
V
V

REVIEWS

1

C
C
C
SUBROUTINE OPEN
C
C GETS ALL FILE NAMES AND REQUESTED BY USER AT RUN TIME.
C
OPEN(UNIT=10,DEVICE='DURG',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.RAI')
OPEN(UNIT=15,DEVICE='DURG',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SETUP.DAT')
OPEN(UNIT=10,DEVICE='DURG',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.DAT')
OPEN(UNIT=3,DEVICE='DSKC',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='TEMP2')
OPEN(UNIT=2,DEVICE='DSKC',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.OUT')
OPEN(UNIT=1,DEVICE='DSKC',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='TEMP1')
REWIND 20
REWIND 15
REWIND 10
REWIND 3
REWIND 2
REWIND 1
RETURN
END

CONTINUOUS



11

112

```
C  
C  
C  
      SUBROUTINE CLOSE  
C  
C  Closes all units except 11 which is the unit of GEMD AND  
C  TERMINATES EXECUTION.  
C  
      CLOSE (UNIT=20)  
      CLOSE (UNIT=15)  
      CLOSE (UNIT=10)  
      CLOSE (UNIT=3)  
      CLOSE (UNIT=2)  
      CLOSE (UNIT=1)  
      STOP  
      END
```

$\langle \psi_1, \psi_2, \dots, \psi_n \rangle = \{ \psi_1, \psi_2, \dots, \psi_n \}$

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
559
560
561
562
563
564
565
566
567
568
569
569
570
571
572
573
574
575
576
577
578
579
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
599
600
601
602
603
604
605
606
607
608
609
609
610
611
612
613
614
615
616
617
618
619
619
620
621
622
623
624
625
626
627
628
629
629
630
631
632
633
634
635
636
637
638
639
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
688
689
689
690
691
692
693
694
695
696
697
698
699
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
718
719
719
720
721
722
723
724
725
726
727
728
729
729
730
731
732
733
734
735
736
737
738
739
739
740
741
742
743
744
745
746
747
748
749
749
750
751
752
753
754
755
756
757
758
759
759
760
761
762
763
764
765
766
767
768
769
769
770
771
772
773
774
775
776
777
778
779
779
780
781
782
783
784
785
786
787
788
789
789
790
791
792
793
794
795
796
797
798
799
799
800
801
802
803
804
805
806
807
808
809
809
810
811
812
813
814
815
816
817
818
819
819
820
821
822
823
824
825
826
827
828
829
829
830
831
832
833
834
835
836
837
838
839
839
840
841
842
843
844
845
846
847
848
849
849
850
851
852
853
854
855
856
857
858
859
859
860
861
862
863
864
865
866
867
868
869
869
870
871
872
873
874
875
876
877
878
879
879
880
881
882
883
884
885
886
887
888
889
889
890
891
892
893
894
895
896
897
898
899
899
900
901
902
903
904
905
906
907
908
909
909
910
911
912
913
914
915
916
917
918
919
919
920
921
922
923
924
925
926
927
928
929
929
930
931
932
933
934
935
936
937
938
939
939
940
941
942
943
944
945
946
947
948
949
949
950
951
952
953
954
955
956
957
958
959
959
960
961
962
963
964
965
966
967
968
969
969
970
971
972
973
974
975
976
977
978
979
979
980
981
982
983
984
985
986
987
988
989
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2



```

      SUBROUTINE LINES

C   THIS SUBROUTINE TAKES A LINE OF TEXT AND PARSSES IT INTO A LIST
C   OF WORDS. THE WORDS ARE STORED IN THE ARRAY LINE1.
C   LINE1 IS ASSOCIATED WITH THE SUBROUTINE LINES, RETURNED AS A PTR
C   TO WORD, AND DELETED AT EXIT.


C
C   C0000000 / LINE(80), LINE1(80), IBLNK, LASTRA, MAXLEN,
C   I, LINEEND, LINE1END, LINE1, LINEI
C
C GET THE NEXT COMMA'D LINE FROM STDIN.DAT
C
      LINEEND=0
  5  READ (10,10,END=100) LINE1
 10  FORMAT (60A1)
      WRITE (2,15) LINE1
      WRITE (6,15) LINE1
 15  FORMAT ('LINE1 LINEEND ',80.1)
C
C DELETE DUPLICATE BLANKS
C
 20  DO 20 I=1,MAXLEN
      IF (LINE1(I).NE.BLANK) GO TO 25
 20  CONTINUE
      GO TO 5
 25  IF (LINE1(I).EQ.LASTRA) GO TO 5
 27  LINEEND=LINEEND+1
      LINE(LINEEND)=LINE1(I)
      I=I+1
      IF (I.GT.MAXLEN) GO TO 500
      IF (LINE1(I).NE.BLANK) GO TO 27
      LINEEND=LINEEND+1
      LINE(LINEEND)=LASTRA
      K=I+1
      IF (K.GT.MAXLEN) GO TO 500
      DO 30 I=K,MAXLEN
          I=LINE1(I).NE.BLANK) GO TO 27
 30  CONTINUE
C
C RESET THE LINE POSITION POINTER
C
 500  IPOINT=1
      I=LINEEND+1
      IF (I.GT.MAXLEN) GO TO 600
      DO 550 J=I,MAXLEN
          LINE(J)=BLANK.
 550  CONTINUE
 600  RETURN
C
C SET THE END FLAG
C
 700  END=1.0
      RETURN
      END

```

AD-A100 784 AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOO--ETC F/8 9/2
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)
DEC 80 P G RAETH
UNCLASSIFIED AFIT/GCS/EE/80D-12

NL

EN 3
AD
SCHOO



1. THE PUPIL IS ABLE TO READ
2. THE PUPIL IS ABLE TO WRITE
3. THE PUPIL IS ABLE TO DRAW
4. THE PUPIL IS ABLE TO COLOR

1. THE PUPIL IS ABLE TO READ COMPLEX PRINTED CHARACTERS
2. THE PUPIL IS ABLE TO WRITE
3. THE PUPIL IS ABLE TO DRAW COMPLEX FIGURES
4. THE PUPIL IS ABLE TO COLOR COMPLEX FIGURES

```

C
C
C
C      SUBROUTINE NEXTID
C
C      COMMON/IDC/  IDPNTR(LINE,10),IDPLAC,MAXID1,MAXID2,
C      1 IDTSIZ
C      COMMON/SIML/ LINE(SO),LINE1(CO),IBLANK,LASTRA,MAXLIN,
C      1 LINEND,IPNTR,MAXL,SOLO,ENDFL
C      COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
C      1 ICOLON
C
C      THIS ROUTINE GETS THE NEXT ID IN AN IDENTIFIER LIST.
C
C
C      CHECK FOR SPECIAL CASES
C
      NOID=0
      IF (IDPNTR.GT.LINEND) GO TO 500
      IF (LINE(IDPNTR).EQ.IASTRA) CALL LINEIN
      IF (ENDFL.EQ.1.0) GO TO 550
      IF (LINE(IDPNTR).EQ.ICOLON) GO TO 475
      IF (LINE(IDPNTR).EQ.IBLANK) GO TO 1500
C
C      PUT THE NEXT ID INTO LINE1
C
      DO 10 I=1,MAXID
      IF (LINE(IDPNTR).EQ.IBLANK) GO TO 100
      LINE1(I)=LINE(IDPNTR)
      IDPNTR=IDPNTR+1
      IF (IDPNTR.GT.LINEND) GO TO 100
10    CONTINUE
C
C      PACK BLANKS AT THE END OF THE ID
C
      I=MAXID+1
100   IF (IDPNTR.GT.LINEND) I=I+1
      IF (LINE(IDPNTR).NE.IBLANK) GO TO 600
      IF (I.GT.MAXID) GO TO 200
      DO 150 K=I,MAXID
          LINE1(K)=IBLANK
150   CONTINUE
200   IDPNTR=IDPNTR+1
      DO 210 I=1,MAXID
          IF (LINE1(I).EQ.IBLANK) GO TO 400
          ICHR=LINE1(I)
          IF (ICHAR(ICHAR).GT.36) GO TO 700
210   CONTINUE
400   IDPLAC=IDHASH(IDUMMY)
475   RETURN
C
C      NO ID FOUND
C
500   NOID=1
      RETURN

```

C
C ERROR MESSAGES
C
550 WRITE (2,551)
WRITE (5,551)
551 FORMAT (' NEXID 551-- EOF WHILE TRYING TO GET',
1 ' CONTINUATION CARD')
CALL, HALT
600 WRITE (2,601)
WRITE (5,601)
601 FORMAT (' NEXID 601-- ID TOO LONG')
CALL, HALT
700 WRITE (2,701) (LINE1(I),I=1,MAXID)
WRITE (5,701) (LINE1(I),I=1,MAXID)
701 FORMAT (' NEXID 701-- ID CONTAINS INVALID CHARACTERS',
1 ' (A-Z,0-9 ONLY) ',10A1)
CALL, HALT
1500 WRITE (2,1501) IDPNTR
WRITE (5,1501) IDPNTR
1501 FORMAT (' NEXID 1501-- A BLANK IS THE FIRST CHARACTER',
1 ' OF AN IDENTIFIER',/, ' IDPNTR= ',I10)
CALL, HALT
END

<ENTRIES: FNGFLS>

V

V

V

V

C

C

C

STRUCTURE MODEL

C

C THE COMPUTER CREATES THE SALOGS LOGICAL MODEL "CIRCUIT"
C AND APPENDS IT TO THE FUNCTIONAL MODEL LIST NOW RESIDING
C IN FILE "FNGFLS"

C

C

C PRINT THE "CIRCUIT" LIST
C THIS IS THE SUBDIVISION OF THE SALOGS LOGICAL MODEL WHICH
C DESCRIBES THE OVERALL MACRO SYSTEM.

C

C

C STORE THE APPROPRIATE SALOGS LOGICAL MODEL NAME WITH ITS
C REQUIRED PARAMETERS.

C

C

C PRINT THE OUTPUT/INPUT LIST

C

C

C APPEND THE SISL SYSTEM BLOCK NAMES WITH THEIR PARAMETERS

C

C

C APPEND THE SALOGS LOGICAL MODEL END FLAG.

C APPEND THE SALOGS END OF FUNCTIONAL/LOGICAL MODELS END FLAG.

C

V

V

V

V

PRINTFLS

END

```

C
C
C
      SUBROUTINE LMODEL
C
      COMMON/MODELS/ MODCNT,NUMPUT
      COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
      1 1COLON
      COMMON/SISL/ LINE1(80),IBLANK,IASTRA,MAXLIN,
      1 LINEND,IPTR,MAXID,NOD,ENDFIL
C
C THIS ROUTINE CREATES THE SALOGS LOGICAL MODEL "CIRCUIT"
C AND APPENDS IT TO THE BEHAVIORAL MODEL LIST NOW RESTDING
C IN FILE "TEMP1"
C
C
C PRINT THE "CIRCUIT" LINE
C
      WRITE (2,5)
      WRITE (5,5)
  5   FORMAT(' LMODEL 5-- AM BUILDING THE SALOGS LOGICAL MODEL')
      WRITE (1,10) MODCNT,NUMOUT,NUMIN,NUMCON
 10   FORMAT ('CIRCUIT',4(1X,I4),'    0    0')
      NUMPUT=80/(MAXID+5)
      IF (NUMPUT.LT.1) GO TO 500
      M=0
      N=1-NUMPUT
C
C PRINT THE OUTPUT/INPUT LIST
C
 15   M=M+NUMPUT
      N=N+NUMPUT
      IF (M.GT.NUMCON) M=NUMCON
      IF (N.GT.M) GO TO 50
      IPLACE=0
      DO 20 J=N,M
          DO 18 K=1,MAXID
              IPLACE=IPLACE+1
              LINE1(IPLACE)=LSTCON(J,K)
 18      CONTINUE
          IPLACE=IPLACE+1
          LINE1(IPLACE)=IBLANK
 20      CONTINUE
      IF (NUMCON.GT.M) IPLACE=IPLACE+1
      IF (NUMCON.GT.M) LINE1(IPLACE)=IASTRA
      WRITE (1,25) (LINE1(I),I=1,IPLACE)
 25      FORMAT (80A1)
      IF (NUMCON.GT.M) GO TO 15
 50      IF (MODCNT.LT.1) GO TO 70

```

```
C
C LIST THE BEHAVIORAL MODEL LINES
C THESE RESIDE IN TEMP2
C
CLOSE (UNIT=3)
OPEN (UNIT=3, FILE='TEMP2', ACCESS='SEQUENTIAL', MODE='ASCII',
1 DISPOSE='DELETE', FILE='TEMP2')
REWIND 3
55 READ (3,25,EOD=70) LINE1
WRITE (1,25) LINE1
GO TO 55
70 WRITE (1,71)
71 FORMAT ('END CIRCUIT',/, '$END MODELS')
RETURN
C
C ERROR MESSAGES
C
500 WRITE (2,501)
      WRITE (5,501)
501 FORMAT (' LMODEL 501-- NUMPUT<1, MUST BE>1',/,
1           ' THIS IS CAUSED BY NODE NAMES BEING TOO BIG',/,
2           ' DECREASE THE ALLOWED NODE NAME LENGTH')
CALL HALT
END
```

<entre: 1>>>

V
V
V
V

```
| C  
| C  
| C      SUBROUTINE READOP:  
| C  
| C      C  READ SISB/LITE (S0), DONGLE (S1), IRIGAVE, TASTER, MAXI IN,  
| C      C  TELEIN, TEL OUT, XALIN, ODO, ETC.  
| C  
| C      C  READ SISB.DAT TO GIVE AT ITS OWN TIME THE SETTING  
| C      C  INFORMATION CREATED BY SISB.EXE  
| C  
| C  
| C      C  GET "SETUP.DAT" AND APPEND IT TO "TELEIN"  
| C  
| C  
| C      C  APPEND THE STATUS GATE LEVEL PORTION OF THE DIGITAL  
| C      C  SYSTEM TO THE FUNCTIONAL LOGICAL MODELS CREATED IN  
| C      C  SUBROUTINE READOP.  
| C  
| C  
| C      C  TRANSFER "TELEIN" TO "SETUP.DAT"  
| C  
| C  
| C      C  SHOW TOTAL SYSTEM DESCRIPTION TO THE FILE TO BE PASSED ON  
| C      C  TO SISB.  
| C
```

V
V
V
V

E1700

E170

```

C
C
C
      SUBROUTINE ENDMOD
C
C          COPION/SISL/ LINE(80),LINE1(80),IBLACK,IASERA,MAXLIN,
1 LINEND,IPNTER,MAXID,NOID,ENDFIL
C
C REMAKE SETUP.DAT TO HAVE AT ITS HEAD THE NEW MODELING
C INFORMATION CREATED BY SISL.EXE
C
C
C GET "SETUP.DAT" AND APPEND IT TO "TEMP1"
C
      WRITE (2,3)
      WRITE (5,3)
3   FORMAT (' ENDMOD 3-- AM REBUILDING SETUP.DAT FOR SALOGS')
1   READ (15,5,END=100) LINE1
      WRITE (1,5) LINE1
5   FORMAT (80A1)
      GO TO 1
C
C TRANSFER "TEMP1" TO "SETUP.DAT"
C
100  CLOSE(UNIT=15)
      CLOSE(UNIT=1)
      OPEN(UNIT=15,DEVICE='DSKC',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SETUP.DAT')
      OPEN(UNIT=1,DEVICE='DSKC',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='DELETE',FILE='TEMP1') X
      REWIND 15
      REWIND 1
110  READ (1,5,END=200) LINE1
      WRITE (15,5) LINE1
      GO TO 110
200  RETURN
      END

```

1. **NAME**
2. **ADDRESS**
3. **TELEPHONE NUMBER**
4. **TYPE OF BUSINESS**
5. **NUMBER OF EMPLOYEES**
6. **NUMBER OF VEHICLES**
7. **NUMBER OF TRUCKS**
8. **NUMBER OF TRAILERS**
9. **NUMBER OF CARS**
10. **NUMBER OF BOATS**
11. **NUMBER OF AIRPLANES**
12. **NUMBER OF HELICOPTERS**
13. **NUMBER OF RAIL CARS**
14. **NUMBER OF AIRPORTS**
15. **NUMBER OF AIRPORTS**
16. **NUMBER OF AIRPORTS**
17. **NUMBER OF AIRPORTS**
18. **NUMBER OF AIRPORTS**
19. **NUMBER OF AIRPORTS**
20. **NUMBER OF AIRPORTS**
21. **NUMBER OF AIRPORTS**
22. **NUMBER OF AIRPORTS**
23. **NUMBER OF AIRPORTS**
24. **NUMBER OF AIRPORTS**
25. **NUMBER OF AIRPORTS**
26. **NUMBER OF AIRPORTS**
27. **NUMBER OF AIRPORTS**
28. **NUMBER OF AIRPORTS**
29. **NUMBER OF AIRPORTS**
30. **NUMBER OF AIRPORTS**
31. **NUMBER OF AIRPORTS**
32. **NUMBER OF AIRPORTS**
33. **NUMBER OF AIRPORTS**
34. **NUMBER OF AIRPORTS**
35. **NUMBER OF AIRPORTS**
36. **NUMBER OF AIRPORTS**
37. **NUMBER OF AIRPORTS**
38. **NUMBER OF AIRPORTS**
39. **NUMBER OF AIRPORTS**
40. **NUMBER OF AIRPORTS**
41. **NUMBER OF AIRPORTS**
42. **NUMBER OF AIRPORTS**
43. **NUMBER OF AIRPORTS**
44. **NUMBER OF AIRPORTS**
45. **NUMBER OF AIRPORTS**
46. **NUMBER OF AIRPORTS**
47. **NUMBER OF AIRPORTS**
48. **NUMBER OF AIRPORTS**
49. **NUMBER OF AIRPORTS**
50. **NUMBER OF AIRPORTS**
51. **NUMBER OF AIRPORTS**
52. **NUMBER OF AIRPORTS**
53. **NUMBER OF AIRPORTS**
54. **NUMBER OF AIRPORTS**
55. **NUMBER OF AIRPORTS**
56. **NUMBER OF AIRPORTS**
57. **NUMBER OF AIRPORTS**
58. **NUMBER OF AIRPORTS**
59. **NUMBER OF AIRPORTS**
60. **NUMBER OF AIRPORTS**
61. **NUMBER OF AIRPORTS**
62. **NUMBER OF AIRPORTS**
63. **NUMBER OF AIRPORTS**
64. **NUMBER OF AIRPORTS**
65. **NUMBER OF AIRPORTS**
66. **NUMBER OF AIRPORTS**
67. **NUMBER OF AIRPORTS**
68. **NUMBER OF AIRPORTS**
69. **NUMBER OF AIRPORTS**
70. **NUMBER OF AIRPORTS**
71. **NUMBER OF AIRPORTS**
72. **NUMBER OF AIRPORTS**
73. **NUMBER OF AIRPORTS**
74. **NUMBER OF AIRPORTS**
75. **NUMBER OF AIRPORTS**
76. **NUMBER OF AIRPORTS**
77. **NUMBER OF AIRPORTS**
78. **NUMBER OF AIRPORTS**
79. **NUMBER OF AIRPORTS**
80. **NUMBER OF AIRPORTS**
81. **NUMBER OF AIRPORTS**
82. **NUMBER OF AIRPORTS**
83. **NUMBER OF AIRPORTS**
84. **NUMBER OF AIRPORTS**
85. **NUMBER OF AIRPORTS**
86. **NUMBER OF AIRPORTS**
87. **NUMBER OF AIRPORTS**
88. **NUMBER OF AIRPORTS**
89. **NUMBER OF AIRPORTS**
90. **NUMBER OF AIRPORTS**
91. **NUMBER OF AIRPORTS**
92. **NUMBER OF AIRPORTS**
93. **NUMBER OF AIRPORTS**
94. **NUMBER OF AIRPORTS**
95. **NUMBER OF AIRPORTS**
96. **NUMBER OF AIRPORTS**
97. **NUMBER OF AIRPORTS**
98. **NUMBER OF AIRPORTS**
99. **NUMBER OF AIRPORTS**
100. **NUMBER OF AIRPORTS**

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

```

C
C
C      SUBROUTINE GETMOD
C
      COMMON/GETMOD/ IDCODE(10), IPIBLK, MAXID1, MAXID2,
      1  IDTYPE,
      COMMON/GETMOD/ IDPNT1, IDPNT2
      COMMON/GETMOD/ LINE1(100), LINE2(30), IBLANK, LASTRA, MAXLEN,
      1  LINEND, LBNTR, NAME, IDID, ENDFL,
      COMMON/NAMES/ NAMES(60,12), MAXNM1, MAXNM12, MAXNM3,
      1  MAXNM4, LBNTR, LINEND(70), NUMCHR
      COMMON/NODES/ LSICON(100,3), NUMCON, NUMOUT, NUTIN, MAXCON,
      1  ICOLON
C
C      READS IN THE BEHAVIORAL MODEL FROM SISL.DAT AND
C      ARRANGES IT FOR SALOGS.
C
      WRITE (2,1)
      WRITE (5,1)
      1  FORMAT (' GETMOD 2-- AM BUILDING THE SALOGS FUNCTIONAL',
      1          ' MODELS')
C
C      GET THE NEXT BLOCK IN THE BEHAVIORAL SYSTEM
C
      WRITE (1,3)
      3  FORMAT ('$MODELS')
      5  NOUT=0
      NTOTAL=0
      OUTFLG=1.
      CALL LINEIN
C
C      CHECK FOR EOF
C
      IF (ENDFL.EQ.1.) GO TO 1000
      IF (LINE(1).EQ.1HE.AND.LINE(2).EQ.1HN.AND.
      1    LINE(3).EQ.1HD) GO TO 1000
C
C      PULL OUT THE BLOCK NAME
C
      MODCNT=MODCNT+1
      DO 10 NUMISH=1,MAXNAM
        LINE1(NUMISH)=LINE(NUMISH)
        IF (LINE(NUMISH).EQ.IBLANK) GO TO 20
      10 CONTINUE
      IF (LINE(MAXNM).NE.IBLANK) GO TO 600
      NUMISH=MAXNM1
      20 NUMISH=NUMISH-1
      IPLACE=IFIND(NUMISH)
      IF (IPLACE.EQ.0) GO TO 500
      IDPNTR=NUMISH+2
      WRITE (1,22) (NAMES(IPLACE,I),I=1,MAXNAM),
      1 (NAMES(IPLACE,I),I=MAXNM1,MAXNM4)
      22 FORMAT (8A1,'     0',4I5,'     0')
      IDPNT1=IDPNTR
      IF (LINE(IDPNT1).EQ.LASTRA) WRITE (3,105) LINE
      IF (LINE(IDPNT1).EQ.LASTRA) IDPNT1=1

```

```

C
C CHECK ALL THE IDs OF THE GIVEN BLOCK, REMOVE THE ;
C
30    CALL NEXTID
      IF (NOLD.EQ.1) GO TO 120
C
C CASE FOR SEMICOLON
C
      IF (LINE(IDENTR).NE.1COLON) GO TO 100
      IF (LINE(IDPNTR+1).NE.1BLANK) GO TO 700
      LINE(IDPNTR)=1BLANK
      OUTFLG=0.
      IDPNTR=IDPNTR+2
      IF (IDPNTR.EQ.3) NOUT=NTOTAL
      IF (IDPNTR.EQ.3) GO TO 30
      NOUT=NTOTAL+1
      IDTABL(IDPLAC,MAXID1)=1
C
C CASE FOR ASTERISK
C
100   IF (LINE(IDPNTR).NE.1ASTRA) GO TO 110
      WRITE (3,105) LINE
105   FORMAT (80A1)
      WRITE (1,105) (LINE(I),I=IDPNT1,MAXLIN)
      IDPNT1=1
C
C CASE FOR VALID ID
C
110   NTOTAL=NTOTAL+1
      IF (OUTFLG.EQ.1.) IDTABL(IDPLAC,MAXID1)=1
      IF (OUTFLG.EQ.0.) IDTABL(IDPLAC,MAXID2)=1
      GO TO 30
120   IF (NOUT.EQ.0) NINPUT=NTOTAL
      IF (NOUT.NE.0) NINPUT=NTOTAL-NOUT
      WRITE (3,105) LINE
      WRITE (1,105) (LINE(I),I=IDPNT1,MAXLIN)
      WRITE (1,123) (NAMES(IPLACE,I),I=1,MAXNAM)
123   FORMAT (4HUND ,8A1)
      IF (NOUT.EQ.NAMES(IPLACE,MAXNM1).AND.
1      NINPUT.EQ.NAMES(IPLACE,MAXNM2)) GO TO 5

```

C
C ERROR MESSAGES
C

```
      WRITE (2,125) ROUT,NAME,(PLACE,MAXNM),  
1           NUMBER,LEN(ROUT),LEN(NAME)  
      WRITE (5,125) ROUT,NAME,(PLACE,MAXNM),  
1           RINPUT,NAME,(PLACE,MAXNM)  
125  FORMAT (' GETMOD 125-- INVALID NUMBER OF OUTPUT',  
1           ' OR INPUT LINES FOR THIS BLOCK',/,  
2           ' REQUIRED...OUTPUT= ',215,' ...INPUT= ',215)  
      CALL HALT  
500  WRITE (2,501) (LINE1(I),I=1,NUMHSH)  
      WRITE (5,501) (LINE1(I),I=1,NUMHSH)  
501  FORMAT (' GETMOD 501-- BLOCK NAME NOT FOUND IN',  
1           ' NAMES TABLE...= ',10A1)  
      CALL HALT  
600  WRITE (2,601)  
      WRITE (5,601)  
601  FORMAT (' GETMOD 601-- IDENTIFIER TOO LONG')  
      CALL HALT  
700  WRITE (2,701)  
      WRITE (5,701)  
701  FORMAT (' GETMOD 701-- A BLANK ALWAYS FOLLOWS A ;')  
      CALL HALT
```

C
C CHECK IDTABLE FOR ERRORS, SUCCESSFULLY TERMINATE THIS
C ROUTINE IF NO ERRORS FOUND.
C

1000 ERRFLG=0.
 WRITE (2,1001)
 WRITE (5,1001)
1002 FORMAT (/, ' GETMOD 1002-- /, ' NODE NAME', 5X,
1 'OUTFLAG', 5X, 'INFLAG', 5X, 'HARD #')
 DO 1010 I=1,10FSIZ
 IF (IDTABLE(I,1).EQ.1BLANK) GO TO 1010
 WRITE (2,1003) (IDTABLE(I,J),J=1,MAXID2),I
 WRITE (5,1003) (INTABL(I,J),J=1,MAXID2),I
1003 FORMAT (T2,8A1,8X,I5,6X,I5,6X,I5)
 IF (IDTABLE(I,MAXID1).EQ.IDTABLE(I,MAXID2)) GO TO 1010
 WRITE (2,1004)
 WRITE (5,1004)
1005 FORMAT (' GETMOD 1005-- THE ABOVE ID DOESNT HAVE AN',
1 ' INPUT AND OUTPUT CONNECTION ')
 ERRFLG=1.
1010 CONTINUE
 WRITE (2,1020)
 WRITE (5,1020)
1020 FORMAT (1X)
 IF (ERRFLG.EQ.1.) CALL HALT
 RETURN
 END

$\langle \phi, \psi \rangle = \int_{\mathbb{R}^n} \phi \psi \, dx$

1. Content

✓ ✓ ✓ ✓ ✓

1 C COUNTRIES AND CIVILIZATIONS
1 C CULTURE AND THE HISTORY OF CIVILIZATION
1 C CULTURE IN CHINA
1 C CULTURE IN CHINA

1200

C
C
C
 SUBROUTINE IDENT
C
 COMMON /ID/ IDPTR,MAXID,MINID,MAXCOL,
 I,ICOL,IQ,IQ1,LINE1,LIN1,LIN2,MAXID,
 IDPNTR,MAXCOL,MINID,NUMID,MAXCOL,
 I,ICOL,IQ,IQ1
C
C THIS ROUTINE PROVIDES A CHECK ON PICKING UP IDENTIFIERS.
C IT IS BODILY TO THE PERSON MAINTAINING SITE WISHES TO HAVE
C A TEST OF ID RETRIEVAL.
C
 CALL LININ
5 CALL NEXTID
 IF (NOID,IQ,1) GO TO 100
 IF (LINE1(IDPTR),IQ,ICOLOR) IDPNTR=IDPTR+2
 WRITE (2,10) (LINE1(I),I=1,MAXID)
 WRITE (5,10) (LINE1(I),I=1,MAXID)
10 FORMAT (T2,10A1)
 GO TO 5
100 WRITE (5,101)
101 FORMAT (' NO MORE IDENTIFIERS')
 RETURN
 END

—
—
—
—
—

For more information about the U.S. Environmental Protection Agency's Office of Water, visit www.epa.gov/water.

Consequently, the first step in the analysis of the data is to determine the number of clusters in the data.

• [View Details](#) • [Edit](#) • [Delete](#) • [Print](#)

For more information about the National Institute of Child Health and Human Development, please call the NICHD Information Resource Center at 301-435-2936 or visit the NICHD Web site at www.nichd.nih.gov.

1. *What is the name of your organization?*

1
1
1

Introducing the right kind of coffee.

1. *What is the relationship between the two variables?*

• 100 •

For more information about the National Institute of Child Health and Human Development, please call 301-435-0911 or visit our website at www.nichd.nih.gov.

—
—
—

1. *What is the best way to increase sales?*


```

C
C
C
      SUBROUTINE CONNECT
C
      COMMON/IDTABL/ IDTABL(1000,10),IDPLAC,MAXID1,MAXID2,
      1 IDTSIZ
      COMMON/SISL/ LINEI(80),LINEO(80),IBLANK,IASTRA,MAXLIN,
      1 LINEND,INODE,IHEDR,MAXID,NOID,ENDFL
      COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
      1 ICOLON
C
C PURPOSE IS TO OPERATE ON THE FIRST SISL PROGRAM CARD.
C THIS CARD SHOULD BE A "CONNECT" CARD WHICH LISTS ALL
C THE NODES COMMON TO THE SALOGS GATE LEVEL MODEL.
C
C IN ONE SENSE OUTPUT MEANS OUTPUT FROM A BLOCK
C IF A NODE IS NOTED AS BEING IN THE CONNECT LIST, IT IS
C REFERED TO AS AN INPUT TO THE SALOGS GATE LEVEL MODEL
C
C THIS ROUTINE WORKS MUCH THE SAME AS GETMOD AND WAS USED AS A
C MODEL FOR CREATING IT.
C
C FORMAT--> CONNECT OUTLIST ; INLIST
C
C
C MAKE SURE A "CONNECT" CARD IS THE FIRST SISL COMMAND CARD.
C
      CALL LINEIN
      IF (LINE(1).NE.1HC.OR.LINE(2).NE.1HO.OR.
      1     LINE(3).NE.1HN.OR.LINE(4).NE.1HN.OR.
      2     LINE(5).NE.1HE.OR.LINE(6).NE.1HC.OR.
      3     LINE(7).NE.1HT) GO TO 500
      IF (LINE(8).NE.IBLANK) GO TO 600
      OUTFLG=1.
      NUMOUT=0
      NUMCON=0
      IDPNTR=9
C
C LOOP TO GET ALL OF THE IDENTIFIERS
C
      10    CALL NEXTID
      IF (NOID.EQ.1) GO TO 400
      IF (IDPNTR.GT.LINEND) GO TO 15
C
C CHECK FOR THE OUTLIST/INLIST SEPARATOR (;
C
      IF (LINE(IDPNTR).NE.ICOLON) GO TO 15
      IF (LINE(IDPNTR+1).NE.IBLANK) GO TO 800
      OUTFLG=0.
      IDPNTR=IDPNTR+2
      IF (IDPNTR.EQ.3) NUMOUT=NUMCON
      IF (IDPNTR.NE.3.AND.NUMCON.NE.0) IDTABL(IDPLAC,MAXID2)=1
      IF (IDPNTR.NE.3.AND.NUMCON.NE.0) NUMOUT=NUMCON+1
      IF (IDPNTR.EQ.3.OR.NUMCON.EQ.0) GO TO 10

```

```

C
C PUT THE ID INTO THE CONNECT LIST
C
15    NUMCON=NUMCON+1
      IF (COLPFL.EQ.1) LDFBI(LDYAC,MAXID2)=1
      IF (COLPFL.EQ.0) LDFBI(LDYAC,MAXID1)=1
      IF (NCOL>MAXCOL) GO TO 700
      DO 20 I=1,MAXID
         LDYCON(ID,IRL,I)=LINE1(I)
20    CONTINUE
C
C CHECK FOR DUPLICATE IDS IN THE CONNECT LIST
C
      CALL CONCHK
      GO TO 10
C
C DETERMINING WHERE THE OUTLIST ENDS AND THE
C INLIST BEGINS...PERFORM AN INFO DUMP
C
400   IF (NUMOUT.EQ.0) NUMIN=NUMCON
      IF (NUMOUT.NE.0) NUMIN=NUMCON-NUMOUT
      WRITE (2,410) NUMCON,NUMOUT,NUMIN
      WRITE (5,410) NUMCON,NUMOUT,NUMIN
410   FORMAT (/,' CONNCT 410--',/,  

           1      ' TOTAL # NODES COMMON TO SALOGS=',I10,  

           1      ' /, OUTPUT NODES TO SALOGS=      ',I10,  

           2      ' /, INPUT NODES FROM SALOGS=      ',I10)  

      IF (NUMCON.EQ.0) GO TO 475
      IF (NUMOUT.GT.0) WRITE (2,415)
1 ((LSTCON(I,J),J=1,MAXID),I=1,NUMOUT)
      IF (NUMOUT.GT.0) WRITE (5,415)
1 ((LSTCON(I,J),J=1,MAXID),I=1,NUMOUT)
415   FORMAT (//,' *** OUTLIST ***',/,100(T2,8A1,/))
      IF (NUMIN.GT.0) K=NUMOUT+1
      IF (NUMIN.GT.0) WRITE (2,420)
1 ((LSTCON(I,J),J=1,MAXID),I=K,NUMCON)
      IF (NUMIN.GT.0) WRITE (5,420)
1 ((LSTCON(I,J),J=1,MAXID),I=K,NUMCON)
420   FORMAT (//,' *** INLIST ***',/,100(T2,8A1,/))
475   RETURN

```

C
C ERROR MESSAGES
C
500 WRITE (2,501)
WRITE (5,501)
501 FORMAT (' CONECT 501-- THE FIT CARD MUST BE A ',
1 'CONNECT CARD')
CALL HALT
600 WRITE (2,601)
WRITE (5,601)
601 FORMAT (' CONECT 601-- A BLANK MUST FOLLOW ',
1 'CONNECT')
CALL HALT
700 WRITE (2,701)
WRITE (5,701)
701 FORMAT (' CONECT 701-- TOO MANY NODES IN COMMON WITH',
1 ' THE SALOGS MODEL')
CALL HALT
800 WRITE (2,801)
WRITE (5,801)
801 FORMAT (' CONECT 801-- A BLANK MUST FOLLOW ;')
CALL HALT
END

Category: "Sports"

CONVERGENCE TESTS

1

4

—

300-1971-0-7-0000

For a detailed discussion of the relationship between the two types of models, see the following references.

For more information about the study, contact Dr. Michael J. Hwang at (319) 335-1170 or email him at mjhwang@uiowa.edu.

Journal of Health Politics, Policy and Law

For example, *msg* could be replaced by *value* or *label*. *LETTTER*

3. COMPARISON OF THE SCAFFOLD

1

1

1

6

- 31 -

五

```

C
C
C      FUNCTION IBKPT(CHARIN)
C
C      COMMON /IBKPT/ IBKPT1,IBKPUT,IBKBLK,MAXBLK,MAXNM,
C      1,LBLANK,IBKPT1,IBKPUT,IBKBLK
C      COMMON /NAME/ NAME(60),L2Y,NAME1,NAME41,MAXNM2,MAXNM3,
C      1,MAXNM,MAXBLK,NAME(70),IBKBLK
C
C      C WILL DEVELOP A BLOC NUMBER BASED ON THE FIRST NMNAME
C      CHARACTERS IN LINE1. THIS ROUTINE IS USED FOR BLOCK NAMES.
C
C      IBKPT1=0
C      DO 10 I=1,NMNAME
C          IF (LINE1(I).EQ.IBLANK) GO TO 100
C          ICHR=LINE1(I)
C          IBKPT1=ICHAR(ICHAR)+10*I+MAXNM+IBKPT1
C 10      CONTINUE
C 100     IBKPT1=MODULO(IBKPT1,MAXBLK)
C          IBKPUT=IBKPT1
C          RETURN
C          END

```

Section 1: Theories

1. **Introduction**
2. **Background**
3. **Methodology**
4. **Results**
5. **Conclusion**

|>>>>>>>>>>>>>>>

—
—
—

.....
v
v

1. **CH 102**
2.
3. **CH 103** - **CH 104** - **CH 105** - **CH 106**
4.
5. **CH 107** - **CH 108**
6. **CH 109**
7. **CH 110** - **CH 111** - **CH 112** - **CH 113**

1

```

C
C
C      FUNCTION IDHASH (LINE1)
C
C      CALL GETLIN (LINE1, 1, 50), LBLANK, LBLANK, MAXID1,
1      LINE1, IDTABL, MAXID1, IDTABL, MAXID2,
C      CALL GETLIN (LINE1, 1, 50), LBLANK, MAXID1, MAXID2,
1      IDTABL
C
C HASHES THE ID FOUND IN LINE1 INTO THE IDTABL ARRAY
C
      IPLACE=INPUT (MAXID)
      ICYCLE=0
      LIMIT=IDTSIZ
5      ICYCLE=ICYCLE+1
      DO 10 I=IPLACE, LIMIT
         IF (IDTABL(I,MAXID1).EQ.LBLANK) GO TO 50
         DO 7 J=1,MAXID
            IF (LINE1(J).NE.IDTABL(I,J)) GO TO 10
7      CONTINUE
      GO TO 60
10     CONTINUE
      IF (ICYCLE.EQ.2.OR.
1      (ICYCLE.EQ.1.AND. IPLACE.EQ.1)) GO TO 500
      LIMIT=IPLACE-1
      IPLACE=1
      GO TO 5
50     IDTABL(I,MAXID1)=0
      IDTABL(I,MAXID2)=0
      DO 55 J=1,MAXID
         IDTABL(I,J)=LINE1(J)
55     CONTINUE
60     IDHASH=I
      RETURN
500    WRITE (2,501)
      WRITE (5,501)
501    FORMAT (' IDHASH 501-- CANT HASH ANYMORE IDS')
      CALL HALT
      END

```

<ENTRANT INFORM>

V
V
V
V

1	C	
1	C	
1	C	
FINDING - HIGH COURT		
1	C	ENTER THE NUMBER OF HIGH COURT WHICH IS THE FIRST MENTION
1	C	CLASSIFICATION, IF ANY. THIS APPLIES TO USE ONLY FOR STORES.
1	C	
1	C	
1	C	ENTER HIGH COURT
1	C	ENTER THE HIGH COURT NUMBER, CHI LETTER AND POSITION.
1	C	
1	C	ENTER THE NUMBER OF THE HIGH COURT.
1	C	

V
V
V
V

RFBRC

F-1

```

C
C
C
      FUNCTION IDPUTC(CHARS)
C
C      COMMON / IDPUTC / IDPUTC, IDPUTC1, IDPUTC2,
C      IOTSIZ
C      COMMON / LINE / LINE(80), LABEL(30), BLANK, LASTRA, MAXLIN,
C      LINEND, LINE1R, MARKD, CORD, ENDITL
C
C      C WILL DEVELOP A HASH NUMBER BASED ON THE FIRST NUCISH
C      CHARACTERS IN LINE1. THIS ROUTINE IS USED ONLY FOR RODES.
C
      IDPUTC=0
      DO 10 I=1,NUCISH
         IF (LINEU(I).EQ.BLANK) GO TO 100
         ICHR=LINEU(I)
         IDPUTC=IDCAR(ICHR)+10+I*MAXID*IDPUTC
10    CONTINUE
100   IDPUTC=MODULO(IDPUTC,IOTSIZ)
      IDPUT=IDPUTC
      RETURN
      END

```

3.1.3. *Geographic distribution*

1. The first step in the process of creating a new product is to identify a market need or opportunity. This can be done through market research, competitor analysis, and customer feedback. Once a need is identified, it's important to define the product's unique value proposition and target audience.

2. The second step is to develop a detailed product plan. This includes defining the product's features, benefits, and pricing strategy. It also involves creating a timeline for development, testing, and launch. A solid product plan is crucial for ensuring the success of the new product.

3. The third step is to build the product. This involves selecting the right team, finding the right partners, and investing in the necessary resources. It's important to have a clear understanding of the technical requirements and to work closely with the development team to ensure the product is built to specification.

4. The fourth step is to test the product. This involves conducting user testing, beta testing, and performance testing to identify any bugs or issues. It's important to have a robust testing plan in place to ensure the product is reliable and meets user needs.

5. The fifth step is to launch the product. This involves creating a marketing plan, launching the product, and monitoring its performance. It's important to have a clear understanding of the product's value proposition and to communicate it effectively to the target audience.

C
C
C
 FUNCTION MODULUS(NUML,MODIN)
C
C MODULUS IS THE REMAINDER OF NUML/MODIN
C MODIN MUST BE POSITIVE AND ALL ARGUMENTS ARE INTEGER
C
 FMODIN=ABS(FLOAT(CMODIN))
 IF (FMODIN.LET.1.) GO TO 500
 VALUE=ABS(FLOAT(NUML))/FMODIN
 IVALUE=INT(VALUE)
 MODULUS=INT((VALUE-FLOAT(IVALEUE))*FMODIN)
 RETURN
500 WRITE (2,501) MODIN
 WRTTE (5,501) MODIN
501 FORMAT (' MODULUS 501--- CAN ONLY USE A MODULUS>0.',
1 ' PRESENT MODIN=',110)
 CALL HALT
 END

<--> *temp*

V

V

V

V

RECORDED IN THE PICTURE

SELECTED INFORMATION - IMAGE OF THE CLOUDS - OBSERVED.
THESE ARE THE GREATEST POSSIBLE POSSIBILITIES
FOR THE CLOUDS WHICH ARE OBSERVED.

V

V

V

V

END

END

C
C
C
 PRINT(UNIT=6,ERR=100)
C
 C THIS SUBROUTINE COMPUTES THE INTEGRAL OF A FUNCTION
 C F(X) OVER THE INTERVAL [A,B] BY THE TRAPEZOIDAL RULE.
C
C CALLS: THE SUBROUTINE RND TO GET A SEED NUMBER.
C
 DO 10 I=1,1000
 IF (CSEED.EQ.1000) GO TO 20
10 CALL RD
 CALL RD
20 RETURN
30 RETURN
 END

1 2 3 4 5

Digitized by srujanika@gmail.com

¹ See also the discussion of the relationship between the two in the Introduction.

Digitized by srujanika@gmail.com

[View Details](#) | [Edit](#) | [Delete](#)

Digitized by srujanika@gmail.com

Digitized by srujanika@gmail.com

[View Details](#) | [Edit](#) | [Delete](#)

1 . .

C
C
C IF(PLAC>1) GO TO 100
C
100 NAME1=NAME1(1:12),NAME2=NAME2(1:12)
C IF(PLAC.LT.1) GO TO 100
C NAME1=NAME1(1:12),NAME2=NAME2(1:12)
C IF(PLAC.GT.12) GO TO 100
C
C FIELD 10 READ THE PLAIN NAME LOCATED IN LINE1 IN THE
C NAMES FILE. IFPLAC=0 IF IT IS NOT FOUND.
C
1 IFPLAC=0
1 CYCLE=0
1 NAME=NAME1
1 PLAC=1,IPLAC(1)=NAME1(1:12)
5 IFCYCLE=ICYCLE+1
DO 10 I=IPLACE,LIMIT
 IF (NAME(I,I+NUM12).EQ.BLANK) GO TO 200
 I1=I
 CALL EXIST(ANS,I1,NUMBER)
 IF (ANS.EQ.1) GO TO 100
10 CONTINUE
 IF (ICYCLE.EQ.IPLAC) GO TO 200
1 (ICYCLE.EQ.1.AND.IPLACE.EQ.1)) GO TO 200
 LIMIT=IPLACE-1
 IPLACE=1
 GO TO 5
100 IFPLAC=1
200 RETURN
END

CONTINUATION

APPENDIX C

EXCERPTS FROM THE RECORDS OF THE
COMMISSION ON THE STATUS OF WOMEN

EXCERPTS FROM THE RECORDS OF THE COMMISSION ON THE STATUS OF WOMEN

APPENDIX C

EXCERPTS FROM THE RECORDS OF THE

APPENDIX C

EXCERPTS FROM THE RECORDS OF THE


EXCERPTS FROM THE RECORDS OF THE COMMISSION ON THE STATUS OF WOMEN


EXCERPTS FROM THE RECORDS OF THE

```

C
C
C      FUNCTION LOCAL( NAME )
C
C      PURPOSE: TO FIND THE LOCAL ADDRESS OF A NAME IN THE NAME TABLE.
C      LOCAL IS A LOCAL ADDRESS WHICH IS THE SUM OF THE GLOBAL ADDRESS
C      OF THE NAME AND THE LOCAL ADDRESS OF THE NAME IN THE NAME TABLE.
C      LOCAL IS RETURNED AS AN INTEGER NUMBER.
C
C      FILES: A LOCAL IS RETURNED FOR THE NAME INGLISH
C      CHECKS FOR DUPLICATES IN THE NAME TABLE.
C
C      LOCAL=0
C      ICYCLE=0
C      LIMIT=MAX(I)
C      IPLACEL=0,IPLACEL+1
5     ICYCLE=ICYCLE+1
      DO 10 I=PLACEL,LIMIT
         IF (NAME(I),NAME(I),EQ,INGLISH) GO TO 100
         I1=I
         CALL EXIST(ANL,I,INGLISH)
         IF (ANL,NE,1,) GO TO 500
10    CONTINUE
         IF (ICYCLE,NE,2,OK,
1     (ICYCLE,NE,1,AND,1PLACEL,NE,1)) GO TO 200
         LIMIT=PLACEL+1
         IPLACEL=1
         GO TO 5
100   LOCAL=I
200   RETURN
500   WRITE (2,501) (LINE(I),I=1,NUMERO)
      WRITE (3,501) (LINE(I),I=1,NUMERO)
501   FORMAT (' LOCAL 501-- CANT HAVE A DUPLICAT NAME',
1     ' IN THE NAME TABLE...',10A1)
      CALL HALT
      END

```



```

C
C
C      SUBROUTINE READBLK
C
C          READS ALL THE BEHAVIORAL BLOCK NAMES AND THEIR NUMBER OF
C          OUTPUTS/INPUTS/NUMBER OF LINES FOR EACH. THESE ARE DASHED
C          INTO THE NAME TABLE. THE INPUT DATA FOR THIS
C          ROUTINE SHOULD RESIDE IN FILENAME AND IS ENTERED IN A
C          FORMATED FOLLOWING COL 1-5: NAME-BLOCK NAME (LEFT JUSTIFIED)
C                               COL 1-5: NUMBER OF OUTPUTS REQUIRED
C                               COL 6-10: NUMBER INPUT NOT REQUIRED
C                               COL 11-15: FUNCTIONAL SUBROUTINE NUMBER
C                               THIS IS THE ? OF EXAM?
C (THIS IS A TWO LINE FORMAT:
C
C      LINE 1 IS LEFT JUSTIFIED
C      LINE 2 NUMBERS ARE RIGHT JUSTIFIED
C
C      IF (MAXBLK.GT.MAXLIN) GO TO 700
C      WRITE (2,5)
C      WRITE (5,5)
5       FORMAT (/, ' READBLK 5--', /, ' BLOCK NAME', 5X,
1           '# OUTPUTS', 5X, '# INPUTS', 5X, '# LINES', 5X,
2           'FNUM?', 5X, 'HASH#')
C
C      LOOP AROUND TO GET ALL BEHAVIORAL BLOCK NAMES AND
C      THEIR PARAMETERS
C
C      DO 50 N=1,MAXBLK
C          READ (20,10,END=100) (LINE1(I),I=1,MAXNAM),NOUT,NINPUT,
C          1                           NFNUM
10     FORMAT (8A1,/,3I5)
C
C      HASH BLOCK NAME
C
C      IPLACE=LOCAL(MAXNAM)
C      IF (IPLACE.EQ.0) GO TO 53
C      DO 15 I=1,MAXNAM
C          NAMES(IPLACE,I)=LINE1(I)
15     CONTINUE
C
C      PLACE BLOCK INFORMATION INTO ITS PROPER PLACE IN THE
C      NAMES TABLE
C
C          NAMES(IPLACE,MAXNAM)=NOUT
C          NAMES(IPLACE,MAXNAM)=NINPUT
C          NAMES(IPLACE,MAXNAM)=NFNUM
C          NAMES(IPLACE,MAXNAM)=NNUM
C          WRITE (7,40) (NAMES(IPLACE,J),J=1,MAXNAM),IPLACE
C          WRITE (5,40) (NAMES(IPLACE,J),J=1,MAXNAM),IPLACE
40     FORMAT (T2,8A1,1IX,10,5X,15,7X,15,5X,15,6X,15)

```


APPENDIX D
SALOCS USERS GUIDE

S A L O G S U S E R ' S G U I D E

JERRY D. MCGEEZ

A
A A A A
AA AA AA AA
AAA AAA
AAAAAA|AAAAAA|
AAA AAA
AA AA
A A

SALOGS IV IS THE SANDIA LOGIC CIRCUIT SIMULATOR. THE LOGIC CIRCUIT TO BE SIMULATED MAY CONTAIN LOGIC GATES, LIBRARY LOGIC MODELS, USER DEFINED LOGIC MODELS, AND/OR USER DEFINED FUNCTIONAL MODELS. SIMULATION IS CONTROLLED BY SPECIFYING INPUTS TO THE CIRCUIT, TIME STEPS, CONDITIONS OF SIMULATION, AND WHAT IS TO BE PRINTED OUT DURING OR AFTER SIMULATION.

THE LOGIC MODELS ARE WRITTEN IN A NETWORK DESCRIPTION LANGUAGE(NDL), THE FUNCTIONAL MODELS CAN BE WRITTEN IN FORTRAN, AND THE SIMULATION CONTROL IS WRITTEN IN SALSIM.

SALOGS HAS BUILT-IN LOGIC GATE DEFINITIONS FOR THE OPERATIONS OF: AND, OR, NAND, NOR, EXCLUSIVE-OR, INVERSION, WIRED-OR, WIRED-OR WITH A PRIORITY, TRANSMISSION GATES, BUFFERS, AND MULTIPLEXERS. LOGIC GATES, LOGIC MODELS, AND FUNCTIONAL MODELS MAY BE FREELY INTERMIXED IN A GIVEN CIRCUIT.

NAME	ADDRESS	TELEGRAMS
B. C.	1	
B. C.	2	
B. C.	3	
B. C.	4	
B. C.	5	

C) **SALLES** (1990) et al. (1990) ont montré

$$\Delta \left(\frac{1}{\sqrt{2}} \left(\psi_1 + \psi_2 \right) \right) = \frac{1}{\sqrt{2}} \left(\psi_1 - \psi_2 \right)$$

STANISLAW OLEKSIK
THE POLISH EDITION

$\Omega = \mathbb{C}$, $\Delta = \mathbb{C}^*$, $\Gamma = \mathbb{Z}$, $\mu = \text{id}$, $\rho = \text{id}$, $\beta = \text{id}$, $\alpha = \text{id}$, $\gamma = \text{id}$, $\delta = \text{id}$, $\epsilon = \text{id}$, $\zeta = \text{id}$, $\eta = \text{id}$, $\theta = \text{id}$, $\phi = \text{id}$, $\psi = \text{id}$, $\chi = \text{id}$, $\psi' = \text{id}$, $\chi' = \text{id}$.

Journal of Oral Rehabilitation 2003; 30: 81–92 • © 2003 Blackwell Publishing Ltd

$$f(x) = \max_{\theta} \min_{\phi} \max_{\psi} \mathbb{E}_{\pi_\theta} \left[Q_\phi(\cdot, x) + V_\psi(\cdot) \right], \quad \forall x \in \mathcal{X}$$

$$X = \frac{1}{2} \left(-\frac{\partial^2}{\partial x^2} + \frac{\partial^2}{\partial y^2} \right) + \frac{1}{2} \left(-\frac{\partial^2}{\partial x^2} + \frac{\partial^2}{\partial z^2} \right)$$

$\tau = T\tau'$ where T is the time constant of the system.

$$U = U(\tau_0, \dots, \tau_n, \tau^{\text{end}})$$

RECEIVED
IN THE LIBRARY OF THE UNIVERSITY OF TORONTO
DEPT. OF POLITICAL SCIENCE
BY JAMES H. BROWN
ON APRIL 10, 1951
FOR THE USE OF THE LIBRARY
AND NOT TO BE LOANED OUT
FINDINGS OF THE TRIBUNAL ON THE
HUMAN RIGHTS ACT, VOLUME I, IS CANADA'S
HUMAN RIGHTS ACT VOLUME I, IS CANADA'S
HUMAN RIGHTS ACT VOLUME I, IS CANADA'S

BL. CLEMENTE LÓPEZ MADRIZ.

The LFB is a group of 1000 members, mostly young people aged 18-25, who are interested in politics, all over the United Kingdom. It is the largest youth political organisation in the UK.

EXAMINATIONS:

IN:	X1	X2	X3
IN:	A,B,C		
OUT:	X	Y,Z	
OUT:	Z	Y,Z	
OUT:	W	Y,Z	

B2. BASIC GATE AND FUNCTIONS

THE BAPTIST CHURCHES IN THE STATE OF ILLINOIS, ON NOV.,
NINETEEN HUNDRED EIGHTY-EIGHT, HAVE A TOTAL MEMBER-
SHIP OF ONE HUNDRED EIGHTY-THREE THOUSAND, SEVEN HUNDRED,
EIGHTY-FIVE, AND THE BAPTIST CHURCHES IN THE STATE OF
MISSOURI, ON NOVEMBER TWENTY-THREE, ONE HUNDRED EIGHTY-EIGHT,
HAVE A TOTAL MEMBERSHIP OF ONE HUNDRED EIGHTY-THREE
THOUSAND, SEVEN HUNDRED, EIGHTY-FIVE, AND THE BAPTIST
CHURCHES IN THE STATE OF KANSAS, ON NOVEMBER TWENTY-
THREE, ONE HUNDRED EIGHTY-EIGHT, HAVE A TOTAL MEMBERSHIP
OF ONE HUNDRED EIGHTY-THREE THOUSAND, SEVEN HUNDRED,
EIGHTY-FIVE.

EXAMPLES 2

```

AND OUT_X1_X2_X3
AND_X1_X2_X3
OR_Z_F1_X2_X3_X4_X5
AND_Z_A,B,C,D,E
TBS_DHTA_GOTO_L1_WAIT
XOR_OUT_A_B
PAW_REG_A
BTR_C1_C2

```

B4. LOGIC MODELS.

BY THE END OF THE DAY, THE COUNTRY WAS IN A STATE OF PANIC. THE
SALES OF THE NEWSPAPERS WERE DOWN, AND THE STREETS WERE
CROWDED WITH PEOPLE WHO HAD BEEN DRIVEN OUT OF THEIR
HOMES BY THE FIRE. THE FIRE DEPARTMENT WAS OVERWHELMED
BY THE NUMBER OF CALLS FOR ASSISTANCE, AND THEY WERE
TRYING TO GET A GRIP ON THE SITUATION. THE FIRE
THAT WAS BURNING WAS A MASSIVE ONE, AND IT WAS
BEING FIGHTENED BY A TEAM OF BRAVE FIREFIGHTERS.

ITEM	DESCRIPTION	UNIT	QUANTITY	PRICE	TOTAL
1	1/2" x 1" x 12' SCAFFOLDING	LINEAR FEET	100	\$1.00	\$100.00
2	1/2" x 1" x 12' SCAFFOLDING	LINEAR FEET	100	\$1.00	\$100.00
3	1/2" x 1" x 12' SCAFFOLDING	LINEAR FEET	100	\$1.00	\$100.00
4	1/2" x 1" x 12' SCAFFOLDING	LINEAR FEET	100	\$1.00	\$100.00
5	1/2" x 1" x 12' SCAFFOLDING	LINEAR FEET	100	\$1.00	\$100.00
6	1/2" x 1" x 12' SCAFFOLDING	LINEAR FEET	100	\$1.00	\$100.00
7	1/2" x 1" x 12' SCAFFOLDING	LINEAR FEET	100	\$1.00	\$100.00

Now we can see that the $\text{d}y$ term is missing from the differential equation.

	1	0	1	3	0	1
INV	3	3	3	3	3	3
TGB	3	3	3	3	3	3
WORP	3	3	3	3	3	3
DEL	3	3	3	3	3	3
INV	0	0	0	0	0	0
WORP	0	0	0	0	0	0
TGB	0	0	0	0	0	0
DEL	0	0	0	0	0	0
INV	1	1	1	1	1	1
TGB	1	1	1	1	1	1
WORP	1	1	1	1	1	1
DEL	1	1	1	1	1	1
INV	2	2	2	2	2	2
TGB	2	2	2	2	2	2
WORP	2	2	2	2	2	2
DEL	2	2	2	2	2	2
INV	3	3	3	3	3	3
TGB	3	3	3	3	3	3
WORP	3	3	3	3	3	3
DEL	3	3	3	3	3	3
INV	4	4	4	4	4	4
TGB	4	4	4	4	4	4
WORP	4	4	4	4	4	4
DEL	4	4	4	4	4	4
INV	5	5	5	5	5	5
TGB	5	5	5	5	5	5
WORP	5	5	5	5	5	5
DEL	5	5	5	5	5	5
INV	6	6	6	6	6	6
TGB	6	6	6	6	6	6
WORP	6	6	6	6	6	6
DEL	6	6	6	6	6	6
INV	7	7	7	7	7	7
TGB	7	7	7	7	7	7
WORP	7	7	7	7	7	7
DEL	7	7	7	7	7	7
INV	8	8	8	8	8	8
TGB	8	8	8	8	8	8
WORP	8	8	8	8	8	8
DEL	8	8	8	8	8	8
INV	9	9	9	9	9	9
TGB	9	9	9	9	9	9
WORP	9	9	9	9	9	9
DEL	9	9	9	9	9	9
INV	10	10	10	10	10	10
TGB	10	10	10	10	10	10
WORP	10	10	10	10	10	10
DEL	10	10	10	10	10	10
INV	11	11	11	11	11	11
TGB	11	11	11	11	11	11
WORP	11	11	11	11	11	11
DEL	11	11	11	11	11	11
INV	12	12	12	12	12	12
TGB	12	12	12	12	12	12
WORP	12	12	12	12	12	12
DEL	12	12	12	12	12	12
INV	13	13	13	13	13	13
TGB	13	13	13	13	13	13
WORP	13	13	13	13	13	13
DEL	13	13	13	13	13	13
INV	14	14	14	14	14	14
TGB	14	14	14	14	14	14
WORP	14	14	14	14	14	14
DEL	14	14	14	14	14	14
INV	15	15	15	15	15	15
TGB	15	15	15	15	15	15
WORP	15	15	15	15	15	15
DEL	15	15	15	15	15	15
INV	16	16	16	16	16	16
TGB	16	16	16	16	16	16
WORP	16	16	16	16	16	16
DEL	16	16	16	16	16	16
INV	17	17	17	17	17	17
TGB	17	17	17	17	17	17
WORP	17	17	17	17	17	17
DEL	17	17	17	17	17	17
INV	18	18	18	18	18	18
TGB	18	18	18	18	18	18
WORP	18	18	18	18	18	18
DEL	18	18	18	18	18	18
INV	19	19	19	19	19	19
TGB	19	19	19	19	19	19
WORP	19	19	19	19	19	19
DEL	19	19	19	19	19	19
INV	20	20	20	20	20	20
TGB	20	20	20	20	20	20
WORP	20	20	20	20	20	20
DEL	20	20	20	20	20	20
INV	21	21	21	21	21	21
TGB	21	21	21	21	21	21
WORP	21	21	21	21	21	21
DEL	21	21	21	21	21	21
INV	22	22	22	22	22	22
TGB	22	22	22	22	22	22
WORP	22	22	22	22	22	22
DEL	22	22	22	22	22	22
INV	23	23	23	23	23	23
TGB	23	23	23	23	23	23
WORP	23	23	23	23	23	23
DEL	23	23	23	23	23	23
INV	24	24	24	24	24	24
TGB	24	24	24	24	24	24
WORP	24	24	24	24	24	24
DEL	24	24	24	24	24	24
INV	25	25	25	25	25	25
TGB	25	25	25	25	25	25
WORP	25	25	25	25	25	25
DEL	25	25	25	25	25	25
INV	26	26	26	26	26	26
TGB	26	26	26	26	26	26
WORP	26	26	26	26	26	26
DEL	26	26	26	26	26	26
INV	27	27	27	27	27	27
TGB	27	27	27	27	27	27
WORP	27	27	27	27	27	27
DEL	27	27	27	27	27	27
INV	28	28	28	28	28	28
TGB	28	28	28	28	28	28
WORP	28	28	28	28	28	28
DEL	28	28	28	28	28	28
INV	29	29	29	29	29	29
TGB	29	29	29	29	29	29
WORP	29	29	29	29	29	29
DEL	29	29	29	29	29	29
INV	30	30	30	30	30	30
TGB	30	30	30	30	30	30
WORP	30	30	30	30	30	30
DEL	30	30	30	30	30	30
INV	31	31	31	31	31	31
TGB	31	31	31	31	31	31
WORP	31	31	31	31	31	31
DEL	31	31	31	31	31	31
INV	32	32	32	32	32	32
TGB	32	32	32	32	32	32
WORP	32	32	32	32	32	32
DEL	32	32	32	32	32	32
INV	33	33	33	33	33	33
TGB	33	33	33	33	33	33
WORP	33	33	33	33	33	33
DEL	33	33	33	33	33	33
INV	34	34	34	34	34	34
TGB	34	34	34	34	34	34
WORP	34	34	34	34	34	34
DEL	34	34	34	34	34	34
INV	35	35	35	35	35	35
TGB	35	35	35	35	35	35
WORP	35	35	35	35	35	35
DEL	35	35	35	35	35	35
INV	36	36	36	36	36	36
TGB	36	36	36	36	36	36
WORP	36	36	36	36	36	36
DEL	36	36	36	36	36	36
INV	37	37	37	37	37	37
TGB	37	37	37	37	37	37
WORP	37	37	37	37	37	37
DEL	37	37	37	37	37	37
INV	38	38	38	38	38	38
TGB	38	38	38	38	38	38
WORP	38	38	38	38	38	38
DEL	38	38	38	38	38	38
INV	39	39	39	39	39	39
TGB	39	39	39	39	39	39
WORP	39	39	39	39	39	39
DEL	39	39	39	39	39	39
INV	40	40	40	40	40	40
TGB	40	40	40	40	40	40
WORP	40	40	40	40	40	40
DEL	40	40	40	40	40	40
INV	41	41	41	41	41	41
TGB	41	41	41	41	41	41
WORP	41	41	41	41	41	41
DEL	41	41	41	41	41	41
INV	42	42	42	42	42	42
TGB	42	42	42	42	42	42
WORP	42	42	42	42	42	42
DEL	42	42	42	42	42	42
INV	43	43	43	43	43	43
TGB	43	43	43	43	43	43
WORP	43	43	43	43	43	43
DEL	43	43	43	43	43	43
INV	44	44	44	44	44	44
TGB	44	44	44	44	44	44
WORP	44	44	44	44	44	44
DEL	44	44	44	44	44	44
INV	45	45	45	45	45	45
TGB	45	45	45	45	45	45
WORP	45	45	45	45	45	45
DEL	45	45	45	45	45	45
INV	46	46	46	46	46	46
TGB	46	46	46	46	46	46
WORP	46	46	46	46	46	46
DEL	46	46	46	46	46	46
INV	47	47	47	47	47	47
TGB	47	47	47	47	47	47
WORP	47	47	47	47	47	47
DEL	47	47	47	47	47	47
INV	48	48	48	48	48	48
TGB	48	48	48	48	48	48
WORP	48	48	48	48	48	48
DEL	48	48	48	48	48	48
INV	49	49	49	49	49	49
TGB	49	49	49	49	49	49
WORP	49	49	49	49	49	49
DEL	49	49	49	49	49	49
INV	50	50	50	50	50	50
TGB	50	50	50	50	50	50
WORP	50	50	50	50	50	50
DEL	50	50	50	50	50	50
INV	51	51	51	51	51	51
TGB	51	51	51	51	51	51
WORP	51	51	51	51	51	51
DEL	51	51	51	51	51	51
INV	52	52	52	52	52	52
TGB	52	52	52	52	52	52
WORP	52	52	52	52	52	52
DEL	52	52	52	52	52	52
INV	53	53	53	53	53	53
TGB	53	53	53	53	53	53
WORP	53	53	53	53	53	53
DEL	53	53	53	53	53	53
INV	54	54	54	54	54	54
TGB	54	54	54	54	54	54
WORP	54	54	54	54	54	54
DEL	54	54	54	54	54	54
INV	55	55	55	55	55	55
TGB	55	55	55	55	55	55
WORP	55	55	55	55	55	55
DEL	55	55	55	55	55	55
INV	56	56	56	56	56	56
TGB	56	56	56	56	56	56
WORP	56	56	56	56	56	56
DEL	56	56	56	56	56	56
INV	57	57	57	57	57	57
TGB	57	57	57	57	57	57
WORP	57	57	57	57	57	57

REFERENCES AND NOTES.

FUNCTIONS ARE DEFINED BY A LIST OF INPUT ARGUMENTS, COMPLEX
 CONDITIONS AND ACTIONS. FUNCTIONS ARE WRITTEN AS FORTRAN
 SUBROUTINES AND CALLS, WHERE Z IS AN INTEGER VALUE FROM 1 THROUGH
 60. THE POSITION NUMBER IS ATTACHED AT THE END STEP.
 THE FUNCTION IS CALLED AND IMPLEMENTED IN THE USER MODULE
 PART OF THE FORTAN SOURCE (IN CHAPTERS AND THE SECOND MEDIUM). THE
 FORMAT FOR THE INPUT RECORD IS THE SAME AS FOR FORTAN MODULES,
 AND IT ALSO USES RECORDS EXCEPT THAT THE FUNCTIONAL MODULE
 HAS NO RECORDS. THE RECORDS AT THE END OF THE
 SOURCE ARE OF THE FORM LEAVE. THE FUNCTIONAL MODULE USES
 THESE RECORDS TO TERMINATE IT; THE HEADER, I/O LIST, AND END RECORDS.

1. THE COMPUTER PROGRAM IS DESIGNED TO COMPUTE THE STRENGTH OF A
2. PLATE BY THE FINITE ELEMENT METHOD. THE PLATE IS ASSUMED TO BE
3. THIN AND ISOPARAMETRIC.

4. THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.

5. THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.

6. THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.

7. THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.

THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.
THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.
THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.
THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.
THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.
THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.

- 0 FOR 0 = LOAD AT 10% OF LENGTH.
- 1 FOR A = UNIFORM LOAD (CONSTANT OVER THE ENTIRE LENGTH.)
- 2 FOR H = NUMBER OF ELEMENTS (NUMBER OF ELEMENTS).
- 3 FOR I = ELEMENT NUMBER.
- 4 FOR D = ELEMENT NUMBER (NUMBER OF SLOPES).
- 5 FOR K = TRANSVERSE DISPLACEMENT.
- 6 FOR L = TRANSVERSE DISPLACEMENT.
- 7 FOR M = CIRCULAR DISPLACEMENT.

THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.
THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.

SUBROUTINE FC-B

```
C          TEST OF FUNCTION MODELS.
C          COMMUTATION/INTERCHANGE.
C          OUTPUT (MAX. COMPU) = INPUT (EVARY).
C          J01=0, J02=1, J03=2, J04=3, J05=4, J06=5, J07=6, J08=7.
C          J09=8, J10=9, J11=10, J12=11, J13=12, J14=13, J15=14, J16=15, J17=16, J18=17, J19=18, J20=19, J21=20.
C          R01=R1, R02=R2, R03=R3, R04=R4, R05=R5, R06=R6, R07=R7, R08=R8, R09=R9, R10=R10, R11=R11, R12=R12, R13=R13, R14=R14, R15=R15, R16=R16, R17=R17, R18=R18, R19=R19, R20=R20.
```

BS. EXAMPLE CIRCUIT.

STATE'S	1	1	2	3	0	1
C1120	1	1	2	3	0	1
* X A B	2	3	4			
** Y Z	5	6				
*** W V	7	8				
**** U T	9	10				
***** S Q	11	12				
***** P O	13	14				
***** R N	15	16				
***** M L	17	18				
***** K J	19	20				
***** I H	21	22				
***** G F	23	24				
***** E D	25	26				
***** C B	27	28				
***** A	29	30				
***** B	31	32				
***** C	33	34				
***** D	35	36				
***** E	37	38				
***** F	39	40				
***** G	41	42				
***** H	43	44				
***** I	45	46				
***** J	47	48				
***** K	49	50				
***** L	51	52				
***** M	53	54				
***** N	55	56				
***** O	57	58				
***** P	59	60				
***** Q	61	62				
***** R	63	64				
***** S	65	66				
***** T	67	68				
***** U	69	70				
***** V	71	72				
***** W	73	74				
***** X	75	76				
***** Y	77	78				
***** Z	79	80				
***** A	81	82				
***** B	83	84				
***** C	85	86				
***** D	87	88				
***** E	89	90				
***** F	91	92				
***** G	93	94				
***** H	95	96				
***** I	97	98				
***** J	99	100				
***** K	101	102				
***** L	103	104				
***** M	105	106				
***** N	107	108				
***** O	109	110				
***** P	111	112				
***** Q	113	114				
***** R	115	116				
***** S	117	118				
***** T	119	120				
***** U	121	122				
***** V	123	124				
***** W	125	126				
***** X	127	128				
***** Y	129	130				
***** Z	131	132				
***** A	133	134				
***** B	135	136				
***** C	137	138				
***** D	139	140				
***** E	141	142				
***** F	143	144				
***** G	145	146				
***** H	147	148				
***** I	149	150				
***** J	151	152				
***** K	153	154				
***** L	155	156				
***** M	157	158				
***** N	159	160				
***** O	161	162				
***** P	163	164				
***** Q	165	166				
***** R	167	168				
***** S	169	170				
***** T	171	172				
***** U	173	174				
***** V	175	176				
***** W	177	178				
***** X	179	180				
***** Y	181	182				
***** Z	183	184				
***** A	185	186				
***** B	187	188				
***** C	189	190				
***** D	191	192				
***** E	193	194				
***** F	195	196				
***** G	197	198				
***** H	199	200				
***** I	201	202				
***** J	203	204				
***** K	205	206				
***** L	207	208				
***** M	209	210				
***** N	211	212				
***** O	213	214				
***** P	215	216				
***** Q	217	218				
***** R	219	220				
***** S	221	222				
***** T	223	224				
***** U	225	226				
***** V	227	228				
***** W	229	230				
***** X	231	232				
***** Y	233	234				
***** Z	235	236				
***** A	237	238				
***** B	239	240				
***** C	241	242				
***** D	243	244				
***** E	245	246				
***** F	247	248				
***** G	249	250				
***** H	251	252				
***** I	253	254				
***** J	255	256				
***** K	257	258				
***** L	259	260				
***** M	261	262				
***** N	263	264				
***** O	265	266				
***** P	267	268				
***** Q	269	270				
***** R	271	272				
***** S	273	274				
***** T	275	276				
***** U	277	278				
***** V	279	280				
***** W	281	282				
***** X	283	284				
***** Y	285	286				
***** Z	287	288				
***** A	289	290				
***** B	291	292				
***** C	293	294				
***** D	295	296				
***** E	297	298				
***** F	299	300				
***** G	301	302				
***** H	303	304				
***** I	305	306				
***** J	307	308				
***** K	309	310				
***** L	311	312				
***** M	313	314				
***** N	315	316				
***** O	317	318				
***** P	319	320				
***** Q	321	322				
***** R	323	324				
***** S	325	326				
***** T	327	328				
***** U	329	330				
***** V	331	332				
***** W	333	334				
***** X	335	336				
***** Y	337	338				
***** Z	339	340				
***** A	341	342				
***** B	343	344				
***** C	345	346				
***** D	347	348				
***** E	349	350				
***** F	351	352				
***** G	353	354				
***** H	355	356				
***** I	357	358				
***** J	359	360				
***** K	361	362				
***** L	363	364				
***** M	365	366				
***** N	367	368				
***** O	369	370				
***** P	371	372				
***** Q	373	374				
***** R	375	376				
***** S	377	378				
***** T	379	380				
***** U	381	382				
***** V	383	384				
***** W	385	386				
***** X	387	388				
***** Y	389	390				
***** Z	391	392				
***** A	393	394				
***** B	395	396				
***** C	397	398				
***** D	399	400				
***** E	401	402				
***** F	403	404				
***** G	405	406				
***** H	407	408				
***** I	409	410				
***** J	411	412				
***** K	413	414				
***** L	415	416				
***** M	417	418				
***** N	419	420				
***** O	421	422				
***** P	423	424				
***** Q	425	426				
***** R	427	428				
***** S	429	430				
***** T	431	432				
***** U	433	434				
***** V	435	436				
***** W	437	438				
***** X	439	440				
***** Y	441	442				
***** Z	443	444				
***** A	445	446				
***** B	447</td					

INV = P 19
INV = 2
0.2 1 1 20 -4 2
P = 1 2 3
5 1 1 1 5 15
END
G1230 1 1 1 1 1 1
INV = P 19 X1
END

C) INPUT CONTROL AND LAUNCH (CONT'D).

SYNTHETIC LOGIC STATE COMMANDS - A SET OF EIGHT
COMMANDS WHICH ARE USED TO SPECIFY THE STATE OF EACH NODE IN THE

SYNTHETIC LOGIC CIRCUIT. THESE COMMANDS ARE LISTED ON PAGE 107.
THESE COMMANDS ARE USED TO SPECIFY THE STATE OF EACH NODE IN THE
CIRCUIT. THE STATE OF EACH NODE IS SPECIFIED AS HIGH (1) OR LOW (0).
ACCORDING TO THE FOLLOWING:

POSITION	FIELD
1-8	LAW
9	COMPLEMENT MARK
10-11	INSTRUCTION

A STATEMENT IS CONSIDERED A COMBINATION OF THE PREVIOUS
RECORDS IN THE INPUT LOGIC STATE. IT IS AS FOLLOWS:
AN AND OR NOT AND OR NOT OR NOT OR NOT.
STATEMENTS CONSIST OF ONE TO EIGHT ALPHABETS OF CHARACTERS. IN
GENERAL, GATES AND INVERTERS ARE NODE NAMES. LOGICAL CONDITIONS
ARE ENCODED IN PARENTHESIS AND USE THE FOLLOWING-LIKE OPERATORS OF
EQ, NE, OR, GT, LT, AND, EXR, LE, NOT, AND GE, SET OFF BY PERIODS.
LOGICAL EXPRESSIONS CAN BE COMPOSED, FOR EXAMPLE :

IF ((X1.EQ.\$STATE).OR.(TIME.GE.63)) STOP

C1. INPUT CONTROL COMMANDS

THE INPUT CONTROL COMMANDS SET THE NODES OF THE CIRCUIT
TO ONE OF THE EIGHT LOGICAL STATES. THE COMMANDS IN THIS GROUP
ARE:

IT? - WHERE T CAN BE 0,*,P,I,D,X,A, OR U. THIS COMMAND
INITIALIZES ALL OF THE NODES IN THE CIRCUIT TO THE
SPECIFIED STATE. BY DEFAULT, THE CIRCUIT IS ENTIRELY
INITIALIZED TO UNKNOWN(*) AT THE BEGINNING OF EACH
SIMULATION.

RESTART - THIS COMMAND IS USED TO RESTART THE SIMULATION WITH
ALL OF THE CIRCUIT NODES INITIALIZED TO THE STATE
DETERMINED BY THE LAST OUTPUT COMMAND IN THE CIRCUIT OR
A PRIOR SIMULATION RUN. THIS ACTUALLY READS IN THE NODE
STATES FROM A FILE CREATED BY THE DUMP COMMAND.

RESETONE - THE RESETONE COMMAND SETTING THE SPECIFIED NODE(S) TO
CIRCLE ONE VOL. CONSIDER A NAND GATE WITH INPUTS
X1 AND X2 AND AN OUTPUT F WITH F FROZEN AT 0 BY A
SET TO ONE (1). THE STATE OF F WILL REMAIN AT 0
INDEPENDENT OF THE VALUES ON THE INPUTS X1 AND X2.
AFTER A RESETONE F CLEARS THE NAND GATE AND THE
INPUTS X1 AND X2 WILL DETERMINE THE STATE OF NODE F.

RESETALL - THE RESETALL COMMAND APPLIES ONLY TO CIRCUIT INPUT NODES.
THE RESETALL COMMAND ERASES A BINARY INPUT
SEQUENCE FROM ALL OF THE CIRCUIT INPUT NODES.
THE FORMAT IS:
RESET [NODE ID VALUE] (S1, S2, ..., SN) NODE N SET.

SET TO: SETS THE STATE OF THE INDICATED NODE(S) TO THE INDICATED STATE(S). THIS NODE WILL REMAIN AT THE SPECIFIED STATE(S) UNTIL A RESTORE OR INITIALLY COMMAND IS ENCOUNTERED FOR THAT NODE. IF THREE AND MORE STATES ARE LISTED, THEN ONLY THE LAST TWO LISTED STATES ARE IGNORED. IF THE LAST STATE LISTED IS HIGH IMPEDANCE, SET TO HIGH IMPEDANCE.

SEQ BIN: SETS THE STATE OF THE INDICATED NODE(S) TO THE INDICATED STATE(S). THIS NODE WILL CHANGE STATE AT THE INDICATED TIME(S).

SEQ BIN	TIME	STATE
SEQ 1,2,3,4	4.87400	3,1,0,0
SEQ 1,2,3,4,5	1096.0000	1,0,0,0,0
SEQ 1,2,3,4,5,6	0044.0000	0,0,1,0,0,0
SEQ 1,2,3,4,5,6,7	1100.0000	1,1,0,0,1,0,0

THE SEQ BIN COMMAND CAN ALSO BE USED TO SET UP A DELAY. CODE FOR DELAY IS 1000.0000. THE DELAY IS 1000.0000 SECONDS. (1000.0000 = 1000.0000 SEC.) THE DELAY IS SET UP BY THE SEQ BIN STATEMENT, WHICH IS AN EXAMPLE OF SINGULAR STATEMENT.

BIND: BINDS OUT PORTS.

EXAMPLE:

SEQ BIN (1,2,3) X1,X2	TIME	X1	X2
	1	0	0
	2	0	1
	3	1	0
	4	1	1
	5	0	0
	6	0	1

SEQ BIN (1,2,3) A,B	TIME	A	B
	1	1	1
	2	1	0
	3	0	1
	4	0	0
	5	0	0
	6	0	0

SLQ BIN (1,2) A,B	TIME	A	B
	1	1	1
	2	1	0
	3	0	1
	4	0	0
	5	0	0
	6	0	0

SET TO: -THE SET TO COMMAND FRESHES THE INDICATED NODE(S) TO THE GIVEN STATE(S). THIS NODE WILL REMAIN AT THE SPECIFIED STATE(S) UNTIL A RESTORE OR INITIALLY COMMAND IS ENCOUNTERED FOR THAT NODE. IF THREE AND MORE STATES ARE LISTED, THEN ONLY THE LAST TWO LISTED STATES ARE IGNORED. IF THE LAST STATE LISTED IS HIGH IMPEDANCE, SET TO HIGH IMPEDANCE. THE LAST STATE WILL BE USED FOR ALL OF THE EXTRA NODES.

EXAMPLE:

SET TO 1 A,B,C A,B, AND C WILL BE SET TO 1.

SET TO 3 OUT OUT WILL BE MADE UNDEFINED.

SET TO HIO OUT,XI BUS 19 IS SET TO HIGH IMPEDANCE,
 XI IS SET TO 1, AND 0 IS IGNORED.

C2. OUTPUT CONTROL COMMANDS

THIS SECTION DESCRIBES THE COMMANDS WHICH ARE USED TO CONTROL THE PRINTING OF INFORMATION FROM THE SIMULATION.

PRINT STATE - PRINTS THE CURRENT STATE OF THE SYSTEM.
PRINT CHANGES - PRINTS THE CIRCUIT CHANGES IN THE SYSTEM.

PRINT (ON OR OFF) - TURNS ON OR OFF THE PRINTING AND ANALYSIS. THIS
COMMAND ALSO SETS THE CURRENT STATE WHICH IS
MADE UP OF THE TRANSIENT AND STATIONARY.

HP - 'HALT PRINTING' STOPS THE PRINTING OF THE NODE STATES
SPECIFIED IN THE LAST PRINT STATEMENT.

PC - 'PRINT ONLY' PRINTS THE MESSAGE (CURRENT OR NO CHANGING)
FOLLOWING PC IN THE SIMULATION OUTPUT.

PCO - 'PRINT CHANGED ONLY' PRINTS THE NODE STATES SPECIFIED IN
THE LAST PRINT STATEMENT ONLY WHEN SOME NODE IN THE
CIRCUIT CHANGES STATE.

PL (M+N) - PRINTS THE NODE STATES EVERY N Timesteps
AFTER M Timesteps.

PRINT NODE NAMES - PRINTS THE STATES OF SPECIFIED NODES.

PV? - PRINTS THE LIST OF NODES IN THE STATE ?, E.G. PV*
WILL LIST ALL THE NODES IN THE UNDEFINED STATE.

SP - STARTS PRINTING THAT HAS BEEN SUPPRESSED BY AN
HP COMMAND.

STATES - BEGINS STATICS APPLIED ANALYSIS AND
INITIATES THE FAULT SIMULATION PRE-PROCESSOR.
STATICS APPLIED ANALYSIS LISTS WHICH FAULTS ARE NOT
POSSIBLY DETECTABLE. IT IS A REQUIRED INPUT STATE TO
DETETCT A FAULT. THIS PERTAINS TO A GATE.
THE STATES APPLIED ANALYSIS GIVES A QUICK UPPER
BOUND ON THE FAULT COVERAGE OF A GIVEN INPUT SEQUENCE.

TITLE - PRINTS A TITLE AT THE TOP OF EACH PAGE CONSISTING
OF THE LITERAL STRING (MAXIMUM OF 60 CHARACTERS)
FOLLOWING THE WORD TITLE.

C3. SIMULATION CONTROL COMMANDS.

THREE COMMANDS CONTROL THE STEPS OF THE SIMULATION.

CALL X - CALLS SALSIM SUBROUTINE X. NO PARAMETER PASSING
EXISTS AS ALL VALUES IN SALSIM ARE GLOBAL (LIMIT OF 50 ROUTINES)
THERE IS A LIMIT OF 50 SUBROUTINES IN EACH SALSIM PROGRAM.

CONTINUE - THIS IS A NO OP USED AS A LABELLED STATEMENT TO
TERMINATE LOOPS OR AS A TARGET FOR A GO TO.

DO	-ITERATES A LOGICAL VARIABLE.
END	-ENDS THE PROGRAM.
IF (LOGICAL)	-TESTS FOR A LOGICAL CONDITION.
OR	-LOGICAL OR.
GOTO	-JUMPS TO THE STATE NUMBER N.
LAP	-LEAVES THE PROGRAM.
IF (LOGICAL) THEN	-IF THE LOGICAL CONDITION IS TRUE, THEN
ZERO (P)	-SET P TO ZERO.
IF (LOGICAL) P=1	-TESTS FOR A LOGICAL CONDITION.
TRANS	-TRANSITION STATE. THE STATE NUMBER N IS SET.
THE LAYER NUMBER N IS SET.	-THE LAYER NUMBER N IS SET.
XB (N)	-SET THE X POSITION OF STATE N.
IF? Z=0	-CHECKS IF Z=0. IF Z=0, THEN
IF AND NOT (L) THEN GOTO N	-GO TO N.
ITA N	-INITIALIZE TIME TO THE VALUE N.
REINIT	-TAKES REINIT STATE. IT REINITIALIZES THE SIMULATION FROM A SPECIFIC STATE. THE STATE NUMBER N IS SET IN THE INITIALIZATION STATE. IT IS SET EQUAL TO N.
STOP	-STOPS THE SIMULATION.
SU (LOGICAL)	-STARTS THE STATE N - LOGICAL MECHANISM. THE LOGICAL CONDITION IS TRUE.
SUS (LOGICAL)	-CONTINUES IN THE N - STATE MODE UNTIL THE LOGICAL CONDITION IS FALSE.
GD	-EXTRACTS A STATE NUMBER.
PC (STATE NUMBER)	-SET PC TO STATE NUMBER.
FRI (X1, Y1, X2, Y2)	-SET THE COORDINATES.
SET (G, X1, Y1)	-SET THE COORDINATES.
SET (P, X1, Y1)	-SET THE COORDINATES.
SU (STATE NUMBER)	-IF THE STATE NUMBER IS NOT EQUAL TO P, THEN
IF (OUT, STATE NUMBER) GOTO N	-GO TO N.
PC AND P=N	-
STOP	-
END	-
SPNK	-PC SETTING SPNK.
REFRESH (N)	-REFRESH STATE N.
DO (PACI, I)	-DO PACI I.
SO (OUT, STATE NUMBER, X1, Y1)	-SET THE STATE NUMBER.
SU (STATE NUMBER, X1, Y1)	-
TACI	-CREATE TACI.
R=+13	-
END	-

SYNOPSIS OF THE ANALYSTIC LANGUAGE.

SYNOPSIS	CODE	DESCRIPTION
COMMAN	T84	PROGRAM
CALL	C3	CALLS A SUBROUTINE NAME.
CONTINU	C3	GO ON TO THE NEXT LINE.
DO	C3	DEFINITION OF DO LOOP.
DO WHILE	C3	INITIALIZE A DO LOOP WITH A TEST CONDITION.
DUMP	C2	PRINTS NODE INFORMATION, TIME STEP, AND ANALYSIS.
END	C3	TERMINATES A SIMULATION.
GO TO	C3	TRANSITION FROM ONE TO ANOTHER STATEMENT.
HAZARD	C2	Turns ON OR OFF HAZARD ANALYSIS.
HP	C2	HALTS PRINTING.
IF	C3	CONDITIONAL EXECUTION OF A SIMULATION STATEMENT.
IFTHENELSE	C3	CONDITIONAL TRANSITION OF EXECUTION CONTROL.
IF?	C3	TEST FOR ANY CIRCUIT NODE WITH VALUE ?.
IT?	C1	INITIALIZE ALL NODES TO VALUE ?.
ITA	C3	INITIALIZE TIME STEP.
PC	C2	PRINT CURRENT.
PCH	C2	PRINT HIGH VALUES FOR CHANGES ONLY.
PE	C2	PRINT EVERY SO MANY TIME STEPS.
PRINT	C2	PRINT VALUES OF NODES.
PV?	C2	PRINT NODES WITH VALUE OF ?.
RESTORE	C1	RESTORES TO CIRCUIT CONTROL A "SET TO" NODE.
RETURN	C3	RETURNS FROM SIMULATION ROUTINE.
SEQ	C1	SEQUENCE OF THE LARGE TIME VALUES.
SET TO	C1	SETS THE SPECIFIED NODE TO A VALUE.
SP	C2	START PRINTING NODE VALUES.
STATES	C2	START OR STOP STATES AND LOGIC ANALYSIS.
STOP?	C3	STOP OR NOT SIGNIFICANT.
SE	C3	SIMULATION DEFINED WITH SPECIFIED CONDITION.
SGS	C3	SIMULATION STARTED WITH SPECIFIED CONDITION.
TITLE	C2	PRINT A TITLE AT EACH PAGE PRINTING.

1 01 Line number too large for 4 digit field.

2 02 Line number too large for 4 digit field.

3 03 Line number too large for 4 digit field.

4 04 More than 10 continuation lines. Line number ignored.

4 60 More than 10 continuation lines. Line number ignored. Further lines ignored.

1 62 Tag or continuation line. Tag ignored.

7 03 Internal flag not 1 or 2. Call to this subroutine is ignored.

7 02 More than 600 variable or common names in file. Tag overflow. Errors over 600 not stored.

8 61 Multi-line command statement. CONTINUE inserted to replace each beyond two.

8 02 Blank line. Ignored.

8 03 Invalid opcode. CONTINUE inserted.

8 04 Internal inconsistency. Cannot locate assembly following operand. Corrected if possible.

8 05 Unrecoverable error. No action taken.

8 06 Generated PICTURE. No action taken.

8 07 Unrecoverable operand. Should be OFF, OFF, or blank. CONTINUE inserted.

8 08 Length of operation or title exceeds 80 characters. Truncation follows.

8 09 Number element of the form (n,m) has been omitted. m is assumed to be 0, n is assumed to be 1.

8 34 Invalid starting value. Length not 1 or 4. Corrected.

8 35 Replaced by zero. Length not 1 or 4. Corrected.

8 36 Invalid starting value. Length not 1 or 4. Corrected.

8 37 Invalid operand. Statement is replaced by CONTINUE.

8 38 Invalid character following EQUATE. Length 1. Corrected.

8 39 Invalid symbol. An invalid CONSIDER was used.

8 40 No operand. Statement is replaced by CONTINUE.

8 41 Invalid operand. Cannot locate Reference provided. operand. CONTINUE inserted.

8 42 Operand not a number, but does not start with %. CONTINUE inserted.

8 43 Cannot locate a % that should follow %. Statement replaced by CONTINUE.

8 44 Character following % is not a. CONTINUE inserted.

8 45 Replaces operand followed by %. No number found. Statement replaced with CONTINUE.

8 46 Invalid starting value. Is not numeric. Corrected.

8 47 SIC has no operand. Replaced with CONTINUE.

8 48 No left parenthesis in line. CONTINUE inserted.

8 49 Invalid starting value. Length not 1 or 4. Corrected.

8 50 Invalid starting value. One character, but not 0 or 1. CONTINUE inserted.

8-54	Logical expression must be enclosed in parentheses.	CONTINUE inserted.
8-55	Logical expression must be enclosed in parentheses.	CONTINUE inserted.
8-56	Logical expression must be enclosed in parentheses.	CONTINUE inserted.
8-57	Logical expression must be enclosed in parentheses.	CONTINUE inserted.
8-58	Logical expression cannot be evaluated. CONTINUE inserted.	CONTINUE inserted.
8-59	No statement following logical condition. CONTINUE inserted.	CONTINUE inserted.
8-60	Word THEN not followed by blank in IF THEN statement. Next line inserted. CONTINUE inserted.	CONTINUE inserted.
8-61	No label following THEN. CONTINUE inserted.	CONTINUE inserted.
8-62	Word ELSE not followed by blank in IF THEN ELSE statement. Next line inserted. CONTINUE inserted.	CONTINUE inserted.
8-63	No label following AND THEN. CONTINUE inserted.	CONTINUE inserted.
8-64	Logical expression is blank. CONTINUE inserted.	CONTINUE inserted.
8-65	Only one operand. Invalid format. CONTINUE inserted.	CONTINUE inserted.

8-72 No operator, or operator has been defined.

8-73 Operator has been defined, but is not valid.

8-74 Operator has been defined, but is not valid, or is not valid for the current context.

8-75 Missing operator, or invalid operator, or invalid context.

8-76 Invalid operand, or operand is not valid.

8-77 Invalid left operand, or invalid right operand, or invalid operator.

8-78 (err) Syntax, line continuation, or line separator.

8-79 (err) Syntax, line continuation, or line separator, or invalid insertion.

8-80 No variable list, or context is invalid.

8-81 Invalid variable name, or invalid context, or invalid insertion.

8-82 Invalid operator, or invalid context.

8-83 Operator does not have a valid context, or invalid context.

8-84 No operator, or invalid context.

8-85 First operand, R16, is preceded with a minus sign, or invalid context.

8-86 Only one operator, preceded by a minus sign, or invalid context.

8-87 Only one operator, preceded by a minus sign, or invalid context.

8-88 More than 12 variable lists, or invalid context.

18-64 Found a small colony of *Chionomus* in a stream near the village.
18-65 Found a small colony of *Chionomus* in a stream near the village.
18-66 Found a small colony of *Chionomus* in a stream near the village.
18-67 Found a small colony of *Chionomus* in a stream near the village.
18-68 Found a small colony of *Chionomus* in a stream near the village.
18-69 Found a small colony of *Chionomus* in a stream near the village.
18-70 Found a small colony of *Chionomus* in a stream near the village.
18-71 Found a small colony of *Chionomus* in a stream near the village.
18-72 Found a small colony of *Chionomus* in a stream near the village.
18-73 Found a small colony of *Chionomus* in a stream near the village.

APPENDIX
THE DIVISIONS SUGGESTED

$$G = \langle \{x_1, x_2, \dots, x_n\} \cup \{y_1, y_2, \dots, y_n\} \rangle$$

PROBLEMS OF THE COMPUTER IN PREDICTION

9

IP CHAPTER INDEX

J. C. H. T. LEE

14 *Journal of Health Politics*

1. $\text{H}_2\text{O} \rightarrow \text{H}_2 + \text{O}_2$

THE ENGLISH LITERATURE

$$\{0, 1, 2, \dots, n\} = \{1, 2, \dots, n\}$$

INTRODUCTION

IF (GROWTH, 1) = 100% THEN
 GROWTH := 100;

BRUNNEN, 1900. Pp. viii + 227, 120. (2 vols. in one volume), 12 DLM. M. 100.

RE: 133

APRIL 1962

CONTINUATION

RELEASER
END

JUN

1

6

8


APPENDIX F
THE R₁ DATA

1. \mathcal{C}_1 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 = \emptyset$.
2. \mathcal{C}_2 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 = \emptyset$.
3. \mathcal{C}_1 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$.
4. \mathcal{C}_2 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$.


5. \mathcal{C}_1 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$ and $\mathcal{C}_1 \cap \mathcal{C}_2$ is a point.
6. \mathcal{C}_2 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$ and $\mathcal{C}_1 \cap \mathcal{C}_2$ is a point.

7. \mathcal{C}_1 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$ and $\mathcal{C}_1 \cap \mathcal{C}_2$ is a line segment.
8. \mathcal{C}_2 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$ and $\mathcal{C}_1 \cap \mathcal{C}_2$ is a line segment.

9. \mathcal{C}_1 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$ and $\mathcal{C}_1 \cap \mathcal{C}_2$ is a point or a line segment.
10. \mathcal{C}_2 is a closed curve in \mathbb{R}^2 such that $\mathcal{C}_1 \cap \mathcal{C}_2 \neq \emptyset$ and $\mathcal{C}_1 \cap \mathcal{C}_2$ is a point or a line segment.



JOHN C. SCHAFFNER
C. H. COOPER & CO.
(PRINTERS AND PUBLISHERS)







1878

APRIL 1974

THE PINE BUNTING





107

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

C

AD-A100 784

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOOLS--ETC F/6 9/2
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)
DEC 80 P G RAETH

UNCLASSIFIED

AFIT/GCS/EE/80D-12

NL

3 10 3
46
100-92

■

END
DATE
FILED
7 81
DTIC

APPENDIX II
RUNNING SALOCS/SISL

TO EXTRACT THE SISL FILE FROM SIMPL:

EX SISL.

TO COMPILE A SIMPL PROGRAM (SIMPL.COMMON):

```
.run dlink  
/ots:noshar/segment:LOW/COMMON: :50000 ~  
ACKEN,ROM,LIB,NETWK  
NO FMRG/SAVE/G  
RUN NETWK
```

TO COMPILE A SALOGS SYSTEM EXERCISING PROGRAM:

```
.run dlink  
/ots:noshar/segment:LOW/COMMON: :50000 ~  
SALSIM  
SALSL4/SAVE/G  
RUN SALSL4
```

TO RUN THE TWO PREVIOUSLY COMPILED PROGRAMS:

```
LOAD %"COMMON: :100000" SIMUL, FUNCNS, LATEST, FMRG10, FMRG, ACKSUB/LIB, ACKEN  
SAVE SIMUL  
RUN SIMUL
```

THE SEVERAL NAMES USED HERE ARE USER DEFINED PROGRAM NAMES EXCEPT:

LOAD, COMMON, OTS, NOSHAR, SEGMENT, LOW, DLINK, SAVE, RUN, EX, G

DETAILS OF THEIR MEANING MAY BE DERIVED BY CONSULTING THE CURRENT
DEC SYSTEM 10 OPERATING SYSTEMS MANUAL.

GLOSSARY

Block- a functional level of modeling which ignores the future contents of a device model. This module simply delivers as output the the "SCLK" word or the default word.

Black box- a functional level of modeling which ignores the future contents of a device model. This module simply delivers as output the the "SCLK" word or the default word.

Cores- a computers' internal memory. Their main include swap-out disk storage space and memory space which instructions are directly executed.

CPU Time- time spent by the central processor during the execution of a given job.

Functional level modeling- specifies the connections between behavioral models. It will combine the capabilities of several behavioral models. This level employs structural and behavioral modeling.

Gate level modeling- modeling using the basic logical primitives such as AND, OR, NOT, etc. This level is more concerned with the actual operation of a chip given undefined inputs.

Intermix- to use two or more ideas, or simulations at the same time.

Library- a series of computer subprograms accessible by any number of calling programs. These programs contain operations which are common to the calling programs.

Link- to connect to. If a computer program is loaded into memory, it can consist of code the parts of which have been written independently of it.

Logical Link- Program subroutine can be called in any given order. One must define that order as well as make the subroutines available to the calling program.

Macro- perhaps the most confusing word. At a level of modeling, it refers to the big picture of the interconnections and performance of the subsystems. As a piece of software, it is a block of code which the compiler or assembler can place at any of several specified locations of a program.

Parse- the procedure by which the phrases in a string of characters are associated with the component pieces of the language grammar while generating the string [i.e., tokens].

Register Transition modeling- defining the operation of a digital system by specifying how and when data is passed.

Run Time System- The software used to support the different features of SALOGS. It provides a graphical interface to the simulation environment and allows the user to interact with the model by means of graphical representations.

Structural Level modeling- defines the interconnection of signal paths.

Setup Modes- A SALOGS node may be given a starting, never to change value by the designer. This value will remain regardless of the simulation produced value.

Subsystem- a part of a complete digital unit. For example: a ROM is a subsystem to a computer memory.

Wall Time- the total time the computer has control of a given program. This time starts the instant a job first enters the execute queue and the moment it enters the final output queue.

VITA

Peter G. Raeth was born on 10 July 1951 in Jackson Michigan, the son of Nicholas Conrad Raeth and Theresia Roehm Raeth. In 1970 he enlisted in the United States Air Force. He was Honorably Discharged in 1976. In 1975 he graduated from the Trident Technical College at Hanahan South Carolina with an Associate in Electronics Engineering Technology. That same year he began the four year engineering program taught by the University of South Carolina at Columbia. During the period 1975-1979 he studied digital engineering, attended USAF-ROTC, and worked as a free-lance consultant in software applications, twice publishing his research. In 1979 he graduated with a Bachelor of Science in Electrical Engineering and was commissioned a Second Lieutenant USAFR. He is a member of Tau Beta Pi, Eta Kappa Nu, and Omicron Delta Kappa. His first assignment was to attend, in residence, the Masters program in Computer Engineering given by the Department of Electrical Engineering of the Air Force Institute of Technology at Wright-Patterson Air Force Base Ohio.

Permanent Mailing Address:

2Lt Peter G. Raeth
5752 Chatham Avenue
Hanahan, S.C., 29406

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER AFIT/GCS/EE/80D-12	2. GOVT ACCESSION NO. <i>AD-A100 784</i>	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESIGN	5. TYPE OF REPORT & PERIOD COVERED MS THESIS	
7. AUTHOR(s) PETER G. RAETH	6. PERFORMING ORG. REPORT NUMBER	
9. PERFORMING ORGANIZATION NAME AND ADDRESS AIR FORCE INSTITUTE OF TECHNOLOGY (AFIT-EN) WRIGHT-PATTERSON AFB OH 45433	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS	
11. CONTROLLING OFFICE NAME AND ADDRESS AIR FORCE INSTITUTE OF TECHNOLOGY (AFIT-EN) WRIGHT-PATTERSON AFB OH 45433	12. REPORT DATE DECEMBER 1980	
14. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office)	13. NUMBER OF PAGES	
	15. SECURITY CLASS. (of this report) UNCLASSIFIED	
	15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this Report) APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES Approved for public release; <i>Fredric C. Lynch</i> Fredric C. Lynch, Major USAF Director of Public Affairs <i>1 JUN 1981</i>		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) MODELING COMPUTER-AIDED DESIGN RAM SIMULATION SALOGS ROM DIGITAL SISL MODELING LANGUAGES BEHAVIOR MODELING GATE LEVEL MODELING DIGITAL SYSTEMS-SIMULATION FUNCTIONAL MODELING DECODERS SIMULATION LANGUAGES		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) SEE PAGE 191		

There are several levels of abstraction in digital system design. The first level is behavioral, which can be described by a state transition table or a state transition diagram. The second level is functional, which can be described by a truth table or a logic expression. The third level is gate level, which can be described by a netlist of AND, OR, NOT, and XNOR gates. The fourth level is structural, which can be described by a hierarchical tree of functional blocks. A fifth level is architectural, which can be described by a block diagram of functional blocks. A sixth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A seventh level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A eighth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A ninth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A tenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A eleventh level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twelfth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirteenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A fourteenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A fifteenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A sixteenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A seventeenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A eighteenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A nineteenth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twentieth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-first level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-second level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-third level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-fourth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-fifth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-sixth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-seventh level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-eighth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A twenty-ninth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirtieth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-first level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-second level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-third level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-fourth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-fifth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-sixth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-seventh level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-eighth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A thirty-ninth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells. A forty-thousandth level is physical, which can be described by a netlist of standard cells or a netlist of primitive cells.

Two separate pieces of software were written to implement a specific solution to the above stated situation. SISL, Structural Interface to the Salops language was created. This is a functional level preprocessor to SALOGS (Saladi's logic simulator) which is an eight-state, ROM, gate level digital system simulator. SISL will accept functional level system descriptions and convert them to a form acceptable to SALOGS.

The other effort was the building of a functional level modeling library. This library consists of three behavior models: a 4-to-16 decoder, a 2048 x 8 ROM, and 256 x 8 RAM. These models are designed to be used in a functional level/gate level model of a digital system and will link to the SALOGS run time system. Together, these two programs (SISL and the modeling library) provide the easy use of the top-down approach to digital system design.

1.1. PROGRAM

NAME:

FUNCTIONAL LEVEL

STRUCTURAL LEVEL

BEHAVIORAL LEVEL

LOGIC LEVEL

